blob: e6bd082aa5d227b6a3b4bc952ff339cc9a0d693d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000734 # Number of seconds simulated
sim_ticks 733914500 # Number of ticks simulated
final_tick 733914500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 598517 # Simulator instruction rate (inst/s)
host_op_rate 598513 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 219630055 # Simulator tick rate (ticks/s)
host_mem_usage 242608 # Number of bytes of host memory used
host_seconds 3.34 # Real time elapsed on the host
sim_insts 1999973 # Number of instructions simulated
sim_ops 1999973 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::total 219392 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 103168 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::total 3428 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst 35143058 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 39590443 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 35143058 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 39590443 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 35143058 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 39590443 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst 35143058 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data 39590443 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 298934004 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 35143058 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 35143058 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 35143058 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst 35143058 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 140572233 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 35143058 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 39590443 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 35143058 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 39590443 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 35143058 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 39590443 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst 35143058 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data 39590443 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 298934004 # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 124435 # DTB read hits
system.cpu0.dtb.read_misses 8 # DTB read misses
system.cpu0.dtb.read_acv 0 # DTB read access violations
system.cpu0.dtb.read_accesses 124443 # DTB read accesses
system.cpu0.dtb.write_hits 56340 # DTB write hits
system.cpu0.dtb.write_misses 10 # DTB write misses
system.cpu0.dtb.write_acv 0 # DTB write access violations
system.cpu0.dtb.write_accesses 56350 # DTB write accesses
system.cpu0.dtb.data_hits 180775 # DTB hits
system.cpu0.dtb.data_misses 18 # DTB misses
system.cpu0.dtb.data_acv 0 # DTB access violations
system.cpu0.dtb.data_accesses 180793 # DTB accesses
system.cpu0.itb.fetch_hits 500020 # ITB hits
system.cpu0.itb.fetch_misses 13 # ITB misses
system.cpu0.itb.fetch_acv 0 # ITB acv
system.cpu0.itb.fetch_accesses 500033 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.workload.num_syscalls 18 # Number of system calls
system.cpu0.numCycles 1467829 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 500001 # Number of instructions committed
system.cpu0.committedOps 500001 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 474689 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu0.num_func_calls 14357 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 38180 # number of instructions that are conditional controls
system.cpu0.num_int_insts 474689 # number of integer instructions
system.cpu0.num_fp_insts 32 # number of float instructions
system.cpu0.num_int_register_reads 654286 # number of times the integer registers were read
system.cpu0.num_int_register_writes 371542 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu0.num_mem_refs 180793 # number of memory refs
system.cpu0.num_load_insts 124443 # Number of load instructions
system.cpu0.num_store_insts 56350 # Number of store instructions
system.cpu0.num_idle_cycles 0 # Number of idle cycles
system.cpu0.num_busy_cycles 1467829 # Number of busy cycles
system.cpu0.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0 # Percentage of idle cycles
system.cpu0.Branches 59023 # Number of branches fetched
system.cpu0.op_class::No_OpClass 18814 3.76% 3.76% # Class of executed instruction
system.cpu0.op_class::IntAlu 300388 60.08% 63.84% # Class of executed instruction
system.cpu0.op_class::IntMult 10 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::IntDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::FloatAdd 10 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::FloatCmp 2 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::FloatMult 2 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu0.op_class::MemRead 124443 24.89% 88.73% # Class of executed instruction
system.cpu0.op_class::MemWrite 56350 11.27% 100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 500019 # Class of executed instruction
system.cpu0.dcache.tags.replacements 61 # number of replacements
system.cpu0.dcache.tags.tagsinuse 273.068294 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 180312 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 389.442765 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 273.068294 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.533337 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.533337 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 402 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 2 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 367 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 0.785156 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 723563 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 723563 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 124111 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 124111 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 56201 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 56201 # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data 180312 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 180312 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 180312 # number of overall hits
system.cpu0.dcache.overall_hits::total 180312 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 324 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 139 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data 463 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 463 # number of overall misses
system.cpu0.dcache.overall_misses::total 463 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 19649000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 19649000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 8621000 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 8621000 # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 28270000 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 28270000 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 28270000 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 28270000 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 124435 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 124435 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 56340 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 56340 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 180775 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 180775 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 180775 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 180775 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.002604 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.002467 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.002561 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.002561 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60645.061728 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60645.061728 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 62021.582734 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62021.582734 # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 61058.315335 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61058.315335 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 61058.315335 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61058.315335 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu0.dcache.writebacks::total 29 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 324 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 139 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 463 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 463 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 19325000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 19325000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8482000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8482000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 27807000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 27807000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 27807000 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 27807000 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002561 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002561 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 59645.061728 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59645.061728 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61021.582734 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61021.582734 # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 60058.315335 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60058.315335 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 60058.315335 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60058.315335 # average overall mshr miss latency
system.cpu0.icache.tags.replacements 152 # number of replacements
system.cpu0.icache.tags.tagsinuse 216.116668 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 499557 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 1078.956803 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 216.116668 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.422103 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.422103 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 311 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 311 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 0.607422 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 500483 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 500483 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 499557 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 499557 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 499557 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 499557 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 499557 # number of overall hits
system.cpu0.icache.overall_hits::total 499557 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 463 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 463 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 463 # number of overall misses
system.cpu0.icache.overall_misses::total 463 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 25776500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 25776500 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 25776500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 25776500 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 25776500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 25776500 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 500020 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 500020 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 500020 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 500020 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 500020 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 500020 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.000926 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.000926 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.000926 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55672.786177 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55672.786177 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55672.786177 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55672.786177 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55672.786177 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55672.786177 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks 152 # number of writebacks
system.cpu0.icache.writebacks::total 152 # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 463 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 463 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 463 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 25313500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 25313500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 25313500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 25313500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 25313500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 25313500 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.000926 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.000926 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54672.786177 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54672.786177 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54672.786177 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54672.786177 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54672.786177 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54672.786177 # average overall mshr miss latency
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 124435 # DTB read hits
system.cpu1.dtb.read_misses 8 # DTB read misses
system.cpu1.dtb.read_acv 0 # DTB read access violations
system.cpu1.dtb.read_accesses 124443 # DTB read accesses
system.cpu1.dtb.write_hits 56339 # DTB write hits
system.cpu1.dtb.write_misses 10 # DTB write misses
system.cpu1.dtb.write_acv 0 # DTB write access violations
system.cpu1.dtb.write_accesses 56349 # DTB write accesses
system.cpu1.dtb.data_hits 180774 # DTB hits
system.cpu1.dtb.data_misses 18 # DTB misses
system.cpu1.dtb.data_acv 0 # DTB access violations
system.cpu1.dtb.data_accesses 180792 # DTB accesses
system.cpu1.itb.fetch_hits 500014 # ITB hits
system.cpu1.itb.fetch_misses 13 # ITB misses
system.cpu1.itb.fetch_acv 0 # ITB acv
system.cpu1.itb.fetch_accesses 500027 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.workload.num_syscalls 18 # Number of system calls
system.cpu1.numCycles 1467829 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 499995 # Number of instructions committed
system.cpu1.committedOps 499995 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 474683 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu1.num_func_calls 14357 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 38179 # number of instructions that are conditional controls
system.cpu1.num_int_insts 474683 # number of integer instructions
system.cpu1.num_fp_insts 32 # number of float instructions
system.cpu1.num_int_register_reads 654276 # number of times the integer registers were read
system.cpu1.num_int_register_writes 371538 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu1.num_mem_refs 180792 # number of memory refs
system.cpu1.num_load_insts 124443 # Number of load instructions
system.cpu1.num_store_insts 56349 # Number of store instructions
system.cpu1.num_idle_cycles 0 # Number of idle cycles
system.cpu1.num_busy_cycles 1467829 # Number of busy cycles
system.cpu1.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0 # Percentage of idle cycles
system.cpu1.Branches 59022 # Number of branches fetched
system.cpu1.op_class::No_OpClass 18814 3.76% 3.76% # Class of executed instruction
system.cpu1.op_class::IntAlu 300383 60.08% 63.84% # Class of executed instruction
system.cpu1.op_class::IntMult 10 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::IntDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::FloatAdd 10 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::FloatCmp 2 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::FloatMult 2 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu1.op_class::MemRead 124443 24.89% 88.73% # Class of executed instruction
system.cpu1.op_class::MemWrite 56349 11.27% 100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 500013 # Class of executed instruction
system.cpu1.dcache.tags.replacements 61 # number of replacements
system.cpu1.dcache.tags.tagsinuse 273.065457 # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs 180311 # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs 389.440605 # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data 273.065457 # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data 0.533331 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total 0.533331 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024 402 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0 2 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2 367 # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024 0.785156 # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses 723559 # Number of tag accesses
system.cpu1.dcache.tags.data_accesses 723559 # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data 124111 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 124111 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 56200 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 56200 # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data 180311 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 180311 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 180311 # number of overall hits
system.cpu1.dcache.overall_hits::total 180311 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 324 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 139 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data 463 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 463 # number of overall misses
system.cpu1.dcache.overall_misses::total 463 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 19649000 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 19649000 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 8621500 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 8621500 # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 28270500 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 28270500 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 28270500 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 28270500 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 124435 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 124435 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 56339 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 56339 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 180774 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 180774 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 180774 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 180774 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.002604 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.002467 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.002561 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.002561 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 60645.061728 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60645.061728 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 62025.179856 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62025.179856 # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 61059.395248 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61059.395248 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 61059.395248 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61059.395248 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu1.dcache.writebacks::total 29 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 324 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 139 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 463 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 463 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 19325000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 19325000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 8482500 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 8482500 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 27807500 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 27807500 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 27807500 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 27807500 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.002561 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.002561 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59645.061728 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59645.061728 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61025.179856 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61025.179856 # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 60059.395248 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60059.395248 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 60059.395248 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60059.395248 # average overall mshr miss latency
system.cpu1.icache.tags.replacements 152 # number of replacements
system.cpu1.icache.tags.tagsinuse 216.114546 # Cycle average of tags in use
system.cpu1.icache.tags.total_refs 499551 # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs 1078.943844 # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst 216.114546 # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst 0.422099 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total 0.422099 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024 311 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2 311 # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024 0.607422 # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses 500477 # Number of tag accesses
system.cpu1.icache.tags.data_accesses 500477 # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst 499551 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 499551 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 499551 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 499551 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 499551 # number of overall hits
system.cpu1.icache.overall_hits::total 499551 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 463 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 463 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 463 # number of overall misses
system.cpu1.icache.overall_misses::total 463 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 25783000 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 25783000 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 25783000 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 25783000 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 25783000 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 25783000 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 500014 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 500014 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 500014 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 500014 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 500014 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 500014 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.000926 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.000926 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.000926 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 55686.825054 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55686.825054 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 55686.825054 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55686.825054 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 55686.825054 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55686.825054 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks 152 # number of writebacks
system.cpu1.icache.writebacks::total 152 # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 463 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 463 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 463 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 25320000 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 25320000 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 25320000 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 25320000 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 25320000 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 25320000 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.000926 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.000926 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54686.825054 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54686.825054 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54686.825054 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54686.825054 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54686.825054 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54686.825054 # average overall mshr miss latency
system.cpu2.dtb.fetch_hits 0 # ITB hits
system.cpu2.dtb.fetch_misses 0 # ITB misses
system.cpu2.dtb.fetch_acv 0 # ITB acv
system.cpu2.dtb.fetch_accesses 0 # ITB accesses
system.cpu2.dtb.read_hits 124435 # DTB read hits
system.cpu2.dtb.read_misses 8 # DTB read misses
system.cpu2.dtb.read_acv 0 # DTB read access violations
system.cpu2.dtb.read_accesses 124443 # DTB read accesses
system.cpu2.dtb.write_hits 56339 # DTB write hits
system.cpu2.dtb.write_misses 10 # DTB write misses
system.cpu2.dtb.write_acv 0 # DTB write access violations
system.cpu2.dtb.write_accesses 56349 # DTB write accesses
system.cpu2.dtb.data_hits 180774 # DTB hits
system.cpu2.dtb.data_misses 18 # DTB misses
system.cpu2.dtb.data_acv 0 # DTB access violations
system.cpu2.dtb.data_accesses 180792 # DTB accesses
system.cpu2.itb.fetch_hits 500009 # ITB hits
system.cpu2.itb.fetch_misses 13 # ITB misses
system.cpu2.itb.fetch_acv 0 # ITB acv
system.cpu2.itb.fetch_accesses 500022 # ITB accesses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.read_acv 0 # DTB read access violations
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.write_acv 0 # DTB write access violations
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.data_hits 0 # DTB hits
system.cpu2.itb.data_misses 0 # DTB misses
system.cpu2.itb.data_acv 0 # DTB access violations
system.cpu2.itb.data_accesses 0 # DTB accesses
system.cpu2.workload.num_syscalls 18 # Number of system calls
system.cpu2.numCycles 1467829 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.committedInsts 499990 # Number of instructions committed
system.cpu2.committedOps 499990 # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses 474678 # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu2.num_func_calls 14357 # number of times a function call or return occured
system.cpu2.num_conditional_control_insts 38179 # number of instructions that are conditional controls
system.cpu2.num_int_insts 474678 # number of integer instructions
system.cpu2.num_fp_insts 32 # number of float instructions
system.cpu2.num_int_register_reads 654270 # number of times the integer registers were read
system.cpu2.num_int_register_writes 371533 # number of times the integer registers were written
system.cpu2.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu2.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu2.num_mem_refs 180791 # number of memory refs
system.cpu2.num_load_insts 124442 # Number of load instructions
system.cpu2.num_store_insts 56349 # Number of store instructions
system.cpu2.num_idle_cycles 0 # Number of idle cycles
system.cpu2.num_busy_cycles 1467829 # Number of busy cycles
system.cpu2.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu2.idle_fraction 0 # Percentage of idle cycles
system.cpu2.Branches 59022 # Number of branches fetched
system.cpu2.op_class::No_OpClass 18814 3.76% 3.76% # Class of executed instruction
system.cpu2.op_class::IntAlu 300379 60.07% 63.84% # Class of executed instruction
system.cpu2.op_class::IntMult 10 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::IntDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::FloatAdd 10 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::FloatCmp 2 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::FloatMult 2 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu2.op_class::MemRead 124442 24.89% 88.73% # Class of executed instruction
system.cpu2.op_class::MemWrite 56349 11.27% 100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu2.op_class::total 500008 # Class of executed instruction
system.cpu2.dcache.tags.replacements 61 # number of replacements
system.cpu2.dcache.tags.tagsinuse 273.062707 # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs 180311 # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs 389.440605 # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data 273.062707 # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data 0.533326 # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total 0.533326 # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024 402 # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0 2 # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2 367 # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024 0.785156 # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses 723559 # Number of tag accesses
system.cpu2.dcache.tags.data_accesses 723559 # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data 124111 # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total 124111 # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data 56200 # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total 56200 # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data 180311 # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total 180311 # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data 180311 # number of overall hits
system.cpu2.dcache.overall_hits::total 180311 # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data 324 # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data 139 # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data 463 # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data 463 # number of overall misses
system.cpu2.dcache.overall_misses::total 463 # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 19649000 # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 19649000 # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 8621000 # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 8621000 # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data 28270000 # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 28270000 # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data 28270000 # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 28270000 # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data 124435 # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total 124435 # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data 56339 # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total 56339 # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data 180774 # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total 180774 # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data 180774 # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total 180774 # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.002604 # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.002467 # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data 0.002561 # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data 0.002561 # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 60645.061728 # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60645.061728 # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 62021.582734 # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62021.582734 # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 61058.315335 # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61058.315335 # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 61058.315335 # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 61058.315335 # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu2.dcache.writebacks::total 29 # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 324 # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 139 # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data 463 # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data 463 # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 19325000 # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 19325000 # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 8482000 # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 8482000 # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 27807000 # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 27807000 # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 27807000 # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 27807000 # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.002561 # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.002561 # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 59645.061728 # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 59645.061728 # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 61021.582734 # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61021.582734 # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 60058.315335 # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 60058.315335 # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 60058.315335 # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 60058.315335 # average overall mshr miss latency
system.cpu2.icache.tags.replacements 152 # number of replacements
system.cpu2.icache.tags.tagsinuse 216.112416 # Cycle average of tags in use
system.cpu2.icache.tags.total_refs 499546 # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs 1078.933045 # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst 216.112416 # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst 0.422095 # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total 0.422095 # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024 311 # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2 311 # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024 0.607422 # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses 500472 # Number of tag accesses
system.cpu2.icache.tags.data_accesses 500472 # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst 499546 # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total 499546 # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst 499546 # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total 499546 # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst 499546 # number of overall hits
system.cpu2.icache.overall_hits::total 499546 # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst 463 # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst 463 # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst 463 # number of overall misses
system.cpu2.icache.overall_misses::total 463 # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 25788500 # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 25788500 # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst 25788500 # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 25788500 # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst 25788500 # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 25788500 # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst 500009 # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total 500009 # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst 500009 # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total 500009 # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst 500009 # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total 500009 # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.000926 # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst 0.000926 # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst 0.000926 # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55698.704104 # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55698.704104 # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55698.704104 # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55698.704104 # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55698.704104 # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55698.704104 # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks 152 # number of writebacks
system.cpu2.icache.writebacks::total 152 # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 463 # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst 463 # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst 463 # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 25325500 # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 25325500 # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 25325500 # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 25325500 # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 25325500 # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 25325500 # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.000926 # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.000926 # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 54698.704104 # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54698.704104 # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 54698.704104 # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54698.704104 # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 54698.704104 # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54698.704104 # average overall mshr miss latency
system.cpu3.dtb.fetch_hits 0 # ITB hits
system.cpu3.dtb.fetch_misses 0 # ITB misses
system.cpu3.dtb.fetch_acv 0 # ITB acv
system.cpu3.dtb.fetch_accesses 0 # ITB accesses
system.cpu3.dtb.read_hits 124433 # DTB read hits
system.cpu3.dtb.read_misses 8 # DTB read misses
system.cpu3.dtb.read_acv 0 # DTB read access violations
system.cpu3.dtb.read_accesses 124441 # DTB read accesses
system.cpu3.dtb.write_hits 56339 # DTB write hits
system.cpu3.dtb.write_misses 10 # DTB write misses
system.cpu3.dtb.write_acv 0 # DTB write access violations
system.cpu3.dtb.write_accesses 56349 # DTB write accesses
system.cpu3.dtb.data_hits 180772 # DTB hits
system.cpu3.dtb.data_misses 18 # DTB misses
system.cpu3.dtb.data_acv 0 # DTB access violations
system.cpu3.dtb.data_accesses 180790 # DTB accesses
system.cpu3.itb.fetch_hits 500006 # ITB hits
system.cpu3.itb.fetch_misses 13 # ITB misses
system.cpu3.itb.fetch_acv 0 # ITB acv
system.cpu3.itb.fetch_accesses 500019 # ITB accesses
system.cpu3.itb.read_hits 0 # DTB read hits
system.cpu3.itb.read_misses 0 # DTB read misses
system.cpu3.itb.read_acv 0 # DTB read access violations
system.cpu3.itb.read_accesses 0 # DTB read accesses
system.cpu3.itb.write_hits 0 # DTB write hits
system.cpu3.itb.write_misses 0 # DTB write misses
system.cpu3.itb.write_acv 0 # DTB write access violations
system.cpu3.itb.write_accesses 0 # DTB write accesses
system.cpu3.itb.data_hits 0 # DTB hits
system.cpu3.itb.data_misses 0 # DTB misses
system.cpu3.itb.data_acv 0 # DTB access violations
system.cpu3.itb.data_accesses 0 # DTB accesses
system.cpu3.workload.num_syscalls 18 # Number of system calls
system.cpu3.numCycles 1467829 # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu3.committedInsts 499987 # Number of instructions committed
system.cpu3.committedOps 499987 # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses 474675 # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu3.num_func_calls 14357 # number of times a function call or return occured
system.cpu3.num_conditional_control_insts 38179 # number of instructions that are conditional controls
system.cpu3.num_int_insts 474675 # number of integer instructions
system.cpu3.num_fp_insts 32 # number of float instructions
system.cpu3.num_int_register_reads 654265 # number of times the integer registers were read
system.cpu3.num_int_register_writes 371530 # number of times the integer registers were written
system.cpu3.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu3.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu3.num_mem_refs 180790 # number of memory refs
system.cpu3.num_load_insts 124441 # Number of load instructions
system.cpu3.num_store_insts 56349 # Number of store instructions
system.cpu3.num_idle_cycles 0 # Number of idle cycles
system.cpu3.num_busy_cycles 1467829 # Number of busy cycles
system.cpu3.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu3.idle_fraction 0 # Percentage of idle cycles
system.cpu3.Branches 59022 # Number of branches fetched
system.cpu3.op_class::No_OpClass 18814 3.76% 3.76% # Class of executed instruction
system.cpu3.op_class::IntAlu 300377 60.07% 63.84% # Class of executed instruction
system.cpu3.op_class::IntMult 10 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::IntDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::FloatAdd 10 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::FloatCmp 2 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::FloatMult 2 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
system.cpu3.op_class::MemRead 124441 24.89% 88.73% # Class of executed instruction
system.cpu3.op_class::MemWrite 56349 11.27% 100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu3.op_class::total 500005 # Class of executed instruction
system.cpu3.dcache.tags.replacements 61 # number of replacements
system.cpu3.dcache.tags.tagsinuse 273.059955 # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs 180309 # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs 389.436285 # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data 273.059955 # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data 0.533320 # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total 0.533320 # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024 402 # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0 2 # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2 367 # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024 0.785156 # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses 723551 # Number of tag accesses
system.cpu3.dcache.tags.data_accesses 723551 # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data 124109 # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total 124109 # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data 56200 # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total 56200 # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data 180309 # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total 180309 # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data 180309 # number of overall hits
system.cpu3.dcache.overall_hits::total 180309 # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data 324 # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data 139 # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data 463 # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data 463 # number of overall misses
system.cpu3.dcache.overall_misses::total 463 # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 19649500 # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 19649500 # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 8621000 # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 8621000 # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data 28270500 # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 28270500 # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data 28270500 # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 28270500 # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data 124433 # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total 124433 # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data 56339 # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total 56339 # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data 180772 # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total 180772 # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data 180772 # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total 180772 # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.002604 # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.002467 # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data 0.002561 # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data 0.002561 # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 60646.604938 # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60646.604938 # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 62021.582734 # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62021.582734 # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 61059.395248 # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61059.395248 # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 61059.395248 # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 61059.395248 # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu3.dcache.writebacks::total 29 # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 324 # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 139 # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data 463 # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data 463 # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 19325500 # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 19325500 # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 8482000 # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 8482000 # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 27807500 # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 27807500 # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 27807500 # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 27807500 # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.002561 # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.002561 # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 59646.604938 # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 59646.604938 # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 61021.582734 # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61021.582734 # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 60059.395248 # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 60059.395248 # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 60059.395248 # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 60059.395248 # average overall mshr miss latency
system.cpu3.icache.tags.replacements 152 # number of replacements
system.cpu3.icache.tags.tagsinuse 216.110261 # Cycle average of tags in use
system.cpu3.icache.tags.total_refs 499543 # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs 1078.926566 # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst 216.110261 # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst 0.422090 # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total 0.422090 # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024 311 # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2 311 # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024 0.607422 # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses 500469 # Number of tag accesses
system.cpu3.icache.tags.data_accesses 500469 # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst 499543 # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total 499543 # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst 499543 # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total 499543 # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst 499543 # number of overall hits
system.cpu3.icache.overall_hits::total 499543 # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst 463 # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst 463 # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst 463 # number of overall misses
system.cpu3.icache.overall_misses::total 463 # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 25793000 # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 25793000 # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst 25793000 # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 25793000 # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst 25793000 # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 25793000 # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst 500006 # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total 500006 # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst 500006 # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total 500006 # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst 500006 # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total 500006 # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.000926 # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst 0.000926 # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst 0.000926 # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 55708.423326 # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55708.423326 # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 55708.423326 # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55708.423326 # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 55708.423326 # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55708.423326 # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks 152 # number of writebacks
system.cpu3.icache.writebacks::total 152 # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 463 # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst 463 # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst 463 # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 25330000 # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 25330000 # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 25330000 # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 25330000 # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 25330000 # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 25330000 # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.000926 # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.000926 # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 54708.423326 # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54708.423326 # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 54708.423326 # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54708.423326 # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 54708.423326 # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54708.423326 # average overall mshr miss latency
system.l2c.tags.replacements 0 # number of replacements
system.l2c.tags.tagsinuse 1940.317854 # Cycle average of tags in use
system.l2c.tags.total_refs 1068 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 2932 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 0.364256 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 17.170012 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 264.661885 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 216.132475 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 264.659128 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 216.130297 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 264.656363 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 216.128138 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.inst 264.653570 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.data 216.125986 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.000262 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.004038 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.003298 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.004038 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.003298 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.004038 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.003298 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.inst 0.004038 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.data 0.003298 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.029607 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024 2932 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 4 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2904 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024 0.044739 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 39936 # Number of tag accesses
system.l2c.tags.data_accesses 39936 # Number of data accesses
system.l2c.WritebackDirty_hits::writebacks 116 # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total 116 # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks 608 # number of WritebackClean hits
system.l2c.WritebackClean_hits::total 608 # number of WritebackClean hits
system.l2c.ReadCleanReq_hits::cpu0.inst 60 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 60 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu2.inst 60 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu3.inst 60 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 240 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 9 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 9 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu2.data 9 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu3.data 9 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 36 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::total 276 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 60 # number of overall hits
system.l2c.overall_hits::cpu0.data 9 # number of overall hits
system.l2c.overall_hits::cpu1.inst 60 # number of overall hits
system.l2c.overall_hits::cpu1.data 9 # number of overall hits
system.l2c.overall_hits::cpu2.inst 60 # number of overall hits
system.l2c.overall_hits::cpu2.data 9 # number of overall hits
system.l2c.overall_hits::cpu3.inst 60 # number of overall hits
system.l2c.overall_hits::cpu3.data 9 # number of overall hits
system.l2c.overall_hits::total 276 # number of overall hits
system.l2c.ReadExReq_misses::cpu0.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu3.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 556 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 403 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 403 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu2.inst 403 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu3.inst 403 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 1612 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 315 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 315 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu2.data 315 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu3.data 315 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 1260 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::total 3428 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 403 # number of overall misses
system.l2c.overall_misses::cpu0.data 454 # number of overall misses
system.l2c.overall_misses::cpu1.inst 403 # number of overall misses
system.l2c.overall_misses::cpu1.data 454 # number of overall misses
system.l2c.overall_misses::cpu2.inst 403 # number of overall misses
system.l2c.overall_misses::cpu2.data 454 # number of overall misses
system.l2c.overall_misses::cpu3.inst 403 # number of overall misses
system.l2c.overall_misses::cpu3.data 454 # number of overall misses
system.l2c.overall_misses::total 3428 # number of overall misses
system.l2c.ReadExReq_miss_latency::cpu0.data 8272000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 8272500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 8272000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu3.data 8272500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 33089000 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu0.inst 23984000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 23989500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu2.inst 23995500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu3.inst 24001000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 95970000 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.data 18743500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 18743500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu2.data 18743500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu3.data 18744000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 74974500 # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 23984000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 27015500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 23989500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 27016000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 23995500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 27015500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.inst 24001000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.data 27016500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 204033500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 23984000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 27015500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 23989500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 27016000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 23995500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 27015500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.inst 24001000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.data 27016500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 204033500 # number of overall miss cycles
system.l2c.WritebackDirty_accesses::writebacks 116 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total 116 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks 608 # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total 608 # number of WritebackClean accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu3.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 556 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 463 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 463 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu2.inst 463 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu3.inst 463 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 1852 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 324 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 324 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu2.data 324 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu3.data 324 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 1296 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 3704 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 3704 # number of overall (read+write) accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu3.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.870410 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.870410 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.870410 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu3.inst 0.870410 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.870410 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.972222 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.972222 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.972222 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu3.data 0.972222 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.972222 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.925486 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.925486 # miss rate for overall accesses
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 59510.791367 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 59514.388489 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 59510.791367 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu3.data 59514.388489 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 59512.589928 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 59513.647643 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 59527.295285 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 59542.183623 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 59555.831266 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 59534.739454 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 59503.174603 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 59503.174603 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 59503.174603 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 59504.761905 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 59503.571429 # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 59513.647643 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 59505.506608 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 59527.295285 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 59506.607930 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 59542.183623 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 59505.506608 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.inst 59555.831266 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.data 59507.709251 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 59519.690782 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 59513.647643 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 59505.506608 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 59527.295285 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 59506.607930 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 59542.183623 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 59505.506608 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.inst 59555.831266 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.data 59507.709251 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 59519.690782 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.ReadExReq_mshr_misses::cpu0.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu3.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 556 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 403 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 403 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 403 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu3.inst 403 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 1612 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.data 315 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 315 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu2.data 315 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu3.data 315 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 1260 # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 3428 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 3428 # number of overall MSHR misses
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6882000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 6882500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 6882000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 6882500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 27529000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 19954000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 19959500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 19965500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst 19971000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 79850000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 15593500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 15593500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 15593500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data 15594000 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 62374500 # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 19954000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 22475500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 19959500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 22476000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 19965500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 22475500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.inst 19971000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.data 22476500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 169753500 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 19954000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 22475500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 19959500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 22476000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 19965500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 22475500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.inst 19971000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.data 22476500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 169753500 # number of overall MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.870410 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.870410 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.870410 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst 0.870410 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.870410 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.972222 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.972222 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.972222 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data 0.972222 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.972222 # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.925486 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.925486 # mshr miss rate for overall accesses
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 49510.791367 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 49514.388489 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 49510.791367 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 49514.388489 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 49512.589928 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 49513.647643 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 49527.295285 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 49542.183623 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 49555.831266 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 49534.739454 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 49503.174603 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 49503.174603 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 49503.174603 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 49504.761905 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 49503.571429 # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 49513.647643 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 49505.506608 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 49527.295285 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 49506.607930 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 49542.183623 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 49505.506608 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 49555.831266 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.data 49507.709251 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 49519.690782 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 49513.647643 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 49505.506608 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 49527.295285 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 49506.607930 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 49542.183623 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 49505.506608 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 49555.831266 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.data 49507.709251 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 49519.690782 # average overall mshr miss latency
system.membus.trans_dist::ReadResp 2872 # Transaction distribution
system.membus.trans_dist::ReadExReq 556 # Transaction distribution
system.membus.trans_dist::ReadExResp 556 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 2872 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 6856 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 6856 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 219392 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 219392 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 3442 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 3442 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 3442 # Request fanout histogram
system.membus.reqLayer0.occupancy 3471468 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.5 # Layer utilization (%)
system.membus.respLayer1.occupancy 17140000 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 2.3 # Layer utilization (%)
system.toL2Bus.snoop_filter.tot_requests 4556 # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests 852 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.trans_dist::ReadResp 3148 # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty 116 # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean 608 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 128 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 556 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 556 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 1852 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 1296 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1078 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 987 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1078 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 987 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side 1078 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side 987 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side 1078 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side 987 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 8260 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 39360 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 31488 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 39360 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 31488 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side 39360 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side 31488 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side 39360 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side 31488 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 283392 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 0 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 3704 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 3704 100.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::5 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::6 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::7 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::8 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 3704 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 3002000 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.4 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer4.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer4.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer5.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer5.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer6.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer6.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer7.occupancy 694500 # Layer occupancy (ticks)
system.toL2Bus.respLayer7.utilization 0.1 # Layer utilization (%)
---------- End Simulation Statistics ----------
|