blob: 08d964bc47fdc92d6d334ececc4b2ee8942bce0e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000758 # Number of seconds simulated
sim_ticks 758227000 # Number of ticks simulated
final_tick 758227000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_tick_rate 200763174 # Simulator tick rate (ticks/s)
host_mem_usage 353776 # Number of bytes of host memory used
host_seconds 3.78 # Real time elapsed on the host
system.physmem.bytes_read::cpu0 94296 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1 93084 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2 90684 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3 91125 # Number of bytes read from this memory
system.physmem.bytes_read::cpu4 90329 # Number of bytes read from this memory
system.physmem.bytes_read::cpu5 98961 # Number of bytes read from this memory
system.physmem.bytes_read::cpu6 91564 # Number of bytes read from this memory
system.physmem.bytes_read::cpu7 94442 # Number of bytes read from this memory
system.physmem.bytes_read::total 744485 # Number of bytes read from this memory
system.physmem.bytes_written::writebacks 495744 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0 5338 # Number of bytes written to this memory
system.physmem.bytes_written::cpu1 5288 # Number of bytes written to this memory
system.physmem.bytes_written::cpu2 5371 # Number of bytes written to this memory
system.physmem.bytes_written::cpu3 5302 # Number of bytes written to this memory
system.physmem.bytes_written::cpu4 5445 # Number of bytes written to this memory
system.physmem.bytes_written::cpu5 5231 # Number of bytes written to this memory
system.physmem.bytes_written::cpu6 5370 # Number of bytes written to this memory
system.physmem.bytes_written::cpu7 5430 # Number of bytes written to this memory
system.physmem.bytes_written::total 538519 # Number of bytes written to this memory
system.physmem.num_reads::cpu0 11262 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1 10932 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2 11115 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3 11115 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4 11075 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5 11202 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6 10987 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7 11345 # Number of read requests responded to by this memory
system.physmem.num_reads::total 89033 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 7746 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0 5338 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1 5288 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2 5371 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3 5302 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4 5445 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5 5231 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6 5370 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7 5430 # Number of write requests responded to by this memory
system.physmem.num_writes::total 50521 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0 124363812 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1 122765346 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2 119600067 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3 120181687 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4 119131869 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5 130516323 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6 120760669 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7 124556366 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 981876140 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 653820030 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0 7040108 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1 6974165 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu2 7083631 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu3 6992629 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu4 7181227 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu5 6898989 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu6 7082312 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu7 7161444 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 710234534 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 653820030 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0 131403920 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1 129739511 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2 126683698 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3 127174316 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4 126313096 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5 137415312 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6 127842981 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7 131717810 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 1692110674 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 15709 # number of replacements
system.l2c.tagsinuse 802.621152 # Cycle average of tags in use
system.l2c.total_refs 152986 # Total number of references to valid blocks.
system.l2c.sampled_refs 16508 # Sample count of references to valid blocks.
system.l2c.avg_refs 9.267386 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 738.344301 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0 7.856749 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1 7.750709 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu2 7.581062 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu3 8.075895 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu4 7.623690 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu5 8.411297 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu6 8.326520 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu7 8.650930 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.721039 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0 0.007673 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1 0.007569 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu2 0.007403 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu3 0.007887 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu4 0.007445 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu5 0.008214 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu6 0.008131 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu7 0.008448 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.783810 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0 11060 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1 10905 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2 10917 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3 10908 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu4 11025 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu5 10769 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu6 11003 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu7 11044 # number of ReadReq hits
system.l2c.ReadReq_hits::total 87631 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 77283 # number of Writeback hits
system.l2c.Writeback_hits::total 77283 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0 381 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1 372 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2 389 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu3 412 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu4 335 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu5 347 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu6 375 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu7 371 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 2982 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu0 2017 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1 2086 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2 1996 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu3 2001 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu4 2062 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu5 1995 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu6 2076 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu7 2009 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 16242 # number of ReadExReq hits
system.l2c.demand_hits::cpu0 13077 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1 12991 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2 12913 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3 12909 # number of demand (read+write) hits
system.l2c.demand_hits::cpu4 13087 # number of demand (read+write) hits
system.l2c.demand_hits::cpu5 12764 # number of demand (read+write) hits
system.l2c.demand_hits::cpu6 13079 # number of demand (read+write) hits
system.l2c.demand_hits::cpu7 13053 # number of demand (read+write) hits
system.l2c.demand_hits::total 103873 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0 13077 # number of overall hits
system.l2c.overall_hits::cpu1 12991 # number of overall hits
system.l2c.overall_hits::cpu2 12913 # number of overall hits
system.l2c.overall_hits::cpu3 12909 # number of overall hits
system.l2c.overall_hits::cpu4 13087 # number of overall hits
system.l2c.overall_hits::cpu5 12764 # number of overall hits
system.l2c.overall_hits::cpu6 13079 # number of overall hits
system.l2c.overall_hits::cpu7 13053 # number of overall hits
system.l2c.overall_hits::total 103873 # number of overall hits
system.l2c.ReadReq_misses::cpu0 831 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1 825 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2 807 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3 851 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu4 828 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu5 911 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu6 848 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu7 890 # number of ReadReq misses
system.l2c.ReadReq_misses::total 6791 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0 1940 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1 1902 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2 1837 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu3 1834 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu4 1940 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu5 1893 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu6 1907 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu7 1914 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 15167 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0 4262 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1 4280 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2 4373 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu3 4275 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu4 4377 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu5 4319 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu6 4433 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu7 4324 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 34643 # number of ReadExReq misses
system.l2c.demand_misses::cpu0 5093 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1 5105 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2 5180 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3 5126 # number of demand (read+write) misses
system.l2c.demand_misses::cpu4 5205 # number of demand (read+write) misses
system.l2c.demand_misses::cpu5 5230 # number of demand (read+write) misses
system.l2c.demand_misses::cpu6 5281 # number of demand (read+write) misses
system.l2c.demand_misses::cpu7 5214 # number of demand (read+write) misses
system.l2c.demand_misses::total 41434 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0 5093 # number of overall misses
system.l2c.overall_misses::cpu1 5105 # number of overall misses
system.l2c.overall_misses::cpu2 5180 # number of overall misses
system.l2c.overall_misses::cpu3 5126 # number of overall misses
system.l2c.overall_misses::cpu4 5205 # number of overall misses
system.l2c.overall_misses::cpu5 5230 # number of overall misses
system.l2c.overall_misses::cpu6 5281 # number of overall misses
system.l2c.overall_misses::cpu7 5214 # number of overall misses
system.l2c.overall_misses::total 41434 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0 50386435 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1 49587933 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2 48886937 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3 50664930 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu4 50580935 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu5 54458446 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu6 51430439 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu7 53097926 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 409093981 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0 55854416 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1 53852396 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2 53210404 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu3 50920923 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu4 55308908 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu5 55911401 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu6 54499902 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu7 55745405 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 435303755 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0 229815657 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1 230400614 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2 235881114 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu3 230703609 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu4 235441620 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu5 233239630 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu6 238696088 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu7 232987140 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 1867165472 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0 280202092 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1 279988547 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2 284768051 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3 281368539 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu4 286022555 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu5 287698076 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu6 290126527 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu7 286085066 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 2276259453 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0 280202092 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1 279988547 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2 284768051 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3 281368539 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu4 286022555 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu5 287698076 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu6 290126527 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu7 286085066 # number of overall miss cycles
system.l2c.overall_miss_latency::total 2276259453 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0 11891 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1 11730 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2 11724 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3 11759 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu4 11853 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu5 11680 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu6 11851 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu7 11934 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 94422 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 77283 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 77283 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0 2321 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1 2274 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2 2226 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu3 2246 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu4 2275 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu5 2240 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu6 2282 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu7 2285 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 18149 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0 6279 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1 6366 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2 6369 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu3 6276 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu4 6439 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu5 6314 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu6 6509 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu7 6333 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 50885 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0 18170 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1 18096 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2 18093 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3 18035 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu4 18292 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu5 17994 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu6 18360 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu7 18267 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 145307 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0 18170 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1 18096 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2 18093 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3 18035 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu4 18292 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu5 17994 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu6 18360 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu7 18267 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 145307 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0 0.069885 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1 0.070332 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2 0.068833 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3 0.072370 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu4 0.069856 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu5 0.077997 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu6 0.071555 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu7 0.074577 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.071922 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0 0.835847 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1 0.836412 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2 0.825247 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu3 0.816563 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu4 0.852747 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu5 0.845089 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu6 0.835670 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu7 0.837637 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.835693 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0 0.678771 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1 0.672322 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2 0.686607 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu3 0.681166 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu4 0.679764 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu5 0.684035 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu6 0.681057 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu7 0.682773 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.680810 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0 0.280297 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1 0.282107 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2 0.286299 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3 0.284225 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu4 0.284551 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu5 0.290652 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu6 0.287636 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu7 0.285433 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.285148 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0 0.280297 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1 0.282107 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2 0.286299 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3 0.284225 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu4 0.284551 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu5 0.290652 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu6 0.287636 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu7 0.285433 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.285148 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0 60633.495788 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1 60106.585455 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2 60578.608426 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3 59535.757932 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu4 61088.085749 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu5 59778.755214 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu6 60649.102594 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu7 59660.591011 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 60240.609778 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0 28790.936082 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1 28313.562566 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2 28965.924878 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu3 27764.952563 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu4 28509.746392 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu5 29535.869519 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu6 28578.868380 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu7 29125.080982 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 28700.715699 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0 53922.021821 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1 53831.919159 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2 53940.341642 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu3 53965.756491 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu4 53790.637423 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu5 54003.155823 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu6 53845.271374 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu7 53882.317299 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 53897.337759 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0 55017.100334 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1 54845.944564 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2 54974.527220 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3 54890.468006 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu4 54951.499520 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu5 55009.192352 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu6 54937.800985 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu7 54868.635596 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 54936.995052 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0 55017.100334 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1 54845.944564 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2 54974.527220 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3 54890.468006 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu4 54951.499520 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu5 55009.192352 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu6 54937.800985 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu7 54868.635596 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 54936.995052 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 12946 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 1808 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs 7.160398 # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 7746 # number of writebacks
system.l2c.writebacks::total 7746 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0 3 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1 10 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu2 3 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu3 7 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu4 4 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu5 2 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu6 5 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu7 7 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 41 # number of ReadReq MSHR hits
system.l2c.UpgradeReq_mshr_hits::cpu1 1 # number of UpgradeReq MSHR hits
system.l2c.UpgradeReq_mshr_hits::cpu5 1 # number of UpgradeReq MSHR hits
system.l2c.UpgradeReq_mshr_hits::total 2 # number of UpgradeReq MSHR hits
system.l2c.ReadExReq_mshr_hits::cpu0 7 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_hits::cpu1 4 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_hits::cpu3 4 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_hits::cpu4 5 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_hits::cpu5 3 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_hits::cpu6 3 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_hits::cpu7 3 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_hits::total 29 # number of ReadExReq MSHR hits
system.l2c.demand_mshr_hits::cpu0 10 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1 14 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2 3 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu3 11 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu4 9 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu5 5 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu6 8 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu7 10 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 70 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0 10 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1 14 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2 3 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu3 11 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu4 9 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu5 5 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu6 8 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu7 10 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 70 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0 828 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1 815 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2 804 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3 844 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu4 824 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu5 909 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu6 843 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu7 883 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 6750 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0 1940 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1 1901 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2 1837 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu3 1834 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu4 1940 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu5 1892 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu6 1907 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu7 1914 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 15165 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0 4255 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1 4276 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2 4373 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu3 4271 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu4 4372 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu5 4316 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu6 4430 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu7 4321 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 34614 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0 5083 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1 5091 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2 5177 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3 5115 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu4 5196 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu5 5225 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu6 5273 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu7 5204 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 41364 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0 5083 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1 5091 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2 5177 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3 5115 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu4 5196 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu5 5225 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu6 5273 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu7 5204 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 41364 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0 40211435 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1 39357435 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2 39064937 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3 40158430 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu4 40512435 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu5 43385946 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu6 40969439 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu7 42146427 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 325806484 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0 79643349 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1 78062835 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2 75255324 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu3 75287345 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu4 79635834 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu5 77713835 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu6 78284820 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu7 78593341 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 622476683 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0 178045657 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1 178454114 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2 182867114 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu3 178794609 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu4 182240620 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu5 180819630 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu6 184924089 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu7 180516140 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 1446661973 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0 218257092 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1 217811549 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2 221932051 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3 218953039 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu4 222753055 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu5 224205576 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu6 225893528 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu7 222662567 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 1772468457 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0 218257092 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1 217811549 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2 221932051 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3 218953039 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu4 222753055 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu5 224205576 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu6 225893528 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu7 222662567 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 1772468457 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0 410453631 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1 397457157 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2 406979111 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu3 406829637 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu4 405432120 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu5 405171118 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu6 400882109 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu7 414057617 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 3247262500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0 226073488 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1 225167477 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2 228704981 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu3 225137481 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu4 230851979 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu5 222187990 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu6 228117990 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu7 230091986 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 1816333372 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0 636527119 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1 622624634 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2 635684092 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu3 631967118 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu4 636284099 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu5 627359108 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu6 629000099 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu7 644149603 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 5063595872 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0 0.069632 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1 0.069480 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2 0.068577 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3 0.071775 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu4 0.069518 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu5 0.077825 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu6 0.071133 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu7 0.073990 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.071488 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0 0.835847 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1 0.835972 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2 0.825247 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu3 0.816563 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu4 0.852747 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu5 0.844643 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu6 0.835670 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu7 0.837637 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.835583 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0 0.677656 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1 0.671693 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2 0.686607 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu3 0.680529 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu4 0.678987 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu5 0.683560 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu6 0.680596 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu7 0.682299 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.680240 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0 0.279747 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1 0.281333 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2 0.286133 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3 0.283615 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu4 0.284059 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu5 0.290375 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu6 0.287200 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu7 0.284885 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.284666 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0 0.279747 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1 0.281333 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2 0.286133 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3 0.283615 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu4 0.284059 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu5 0.290375 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu6 0.287200 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu7 0.284885 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.284666 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0 48564.535024 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1 48291.331288 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2 48588.230100 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3 47581.078199 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu4 49165.576456 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu5 47729.313531 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu6 48599.571767 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu7 47730.947905 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 48267.627259 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0 41053.272680 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1 41064.089953 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2 40966.425694 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3 41050.896947 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu4 41049.398969 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu5 41074.965645 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu6 41051.295228 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu7 41062.351620 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 41046.929311 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0 41843.867685 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1 41733.890084 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2 41817.313972 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3 41862.469913 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu4 41683.581885 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu5 41895.187674 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu6 41743.586682 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu7 41776.473039 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 41794.128763 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0 42938.637025 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1 42783.647417 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2 42868.852811 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3 42806.068231 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu4 42870.102964 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu5 42910.158086 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu6 42839.660156 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu7 42786.811491 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 42850.509066 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0 42938.637025 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1 42783.647417 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2 42868.852811 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3 42806.068231 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu4 42870.102964 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu5 42910.158086 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu6 42839.660156 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu7 42786.811491 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 42850.509066 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu4 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu5 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu6 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu7 inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu3 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu4 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu5 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu6 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu7 inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu3 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu4 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu5 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu6 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu7 inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.num_reads 98877 # number of read accesses completed
system.cpu0.num_writes 53303 # number of write accesses completed
system.cpu0.num_copies 0 # number of copy accesses completed
system.cpu0.l1c.replacements 22594 # number of replacements
system.cpu0.l1c.tagsinuse 395.326045 # Cycle average of tags in use
system.cpu0.l1c.total_refs 13097 # Total number of references to valid blocks.
system.cpu0.l1c.sampled_refs 23010 # Sample count of references to valid blocks.
system.cpu0.l1c.avg_refs 0.569187 # Average number of references to valid blocks.
system.cpu0.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.l1c.occ_blocks::cpu0 395.326045 # Average occupied blocks per requestor
system.cpu0.l1c.occ_percent::cpu0 0.772121 # Average percentage of cache occupancy
system.cpu0.l1c.occ_percent::total 0.772121 # Average percentage of cache occupancy
system.cpu0.l1c.ReadReq_hits::cpu0 8525 # number of ReadReq hits
system.cpu0.l1c.ReadReq_hits::total 8525 # number of ReadReq hits
system.cpu0.l1c.WriteReq_hits::cpu0 1042 # number of WriteReq hits
system.cpu0.l1c.WriteReq_hits::total 1042 # number of WriteReq hits
system.cpu0.l1c.demand_hits::cpu0 9567 # number of demand (read+write) hits
system.cpu0.l1c.demand_hits::total 9567 # number of demand (read+write) hits
system.cpu0.l1c.overall_hits::cpu0 9567 # number of overall hits
system.cpu0.l1c.overall_hits::total 9567 # number of overall hits
system.cpu0.l1c.ReadReq_misses::cpu0 36170 # number of ReadReq misses
system.cpu0.l1c.ReadReq_misses::total 36170 # number of ReadReq misses
system.cpu0.l1c.WriteReq_misses::cpu0 23033 # number of WriteReq misses
system.cpu0.l1c.WriteReq_misses::total 23033 # number of WriteReq misses
system.cpu0.l1c.demand_misses::cpu0 59203 # number of demand (read+write) misses
system.cpu0.l1c.demand_misses::total 59203 # number of demand (read+write) misses
system.cpu0.l1c.overall_misses::cpu0 59203 # number of overall misses
system.cpu0.l1c.overall_misses::total 59203 # number of overall misses
system.cpu0.l1c.ReadReq_miss_latency::cpu0 1338428684 # number of ReadReq miss cycles
system.cpu0.l1c.ReadReq_miss_latency::total 1338428684 # number of ReadReq miss cycles
system.cpu0.l1c.WriteReq_miss_latency::cpu0 1081120140 # number of WriteReq miss cycles
system.cpu0.l1c.WriteReq_miss_latency::total 1081120140 # number of WriteReq miss cycles
system.cpu0.l1c.demand_miss_latency::cpu0 2419548824 # number of demand (read+write) miss cycles
system.cpu0.l1c.demand_miss_latency::total 2419548824 # number of demand (read+write) miss cycles
system.cpu0.l1c.overall_miss_latency::cpu0 2419548824 # number of overall miss cycles
system.cpu0.l1c.overall_miss_latency::total 2419548824 # number of overall miss cycles
system.cpu0.l1c.ReadReq_accesses::cpu0 44695 # number of ReadReq accesses(hits+misses)
system.cpu0.l1c.ReadReq_accesses::total 44695 # number of ReadReq accesses(hits+misses)
system.cpu0.l1c.WriteReq_accesses::cpu0 24075 # number of WriteReq accesses(hits+misses)
system.cpu0.l1c.WriteReq_accesses::total 24075 # number of WriteReq accesses(hits+misses)
system.cpu0.l1c.demand_accesses::cpu0 68770 # number of demand (read+write) accesses
system.cpu0.l1c.demand_accesses::total 68770 # number of demand (read+write) accesses
system.cpu0.l1c.overall_accesses::cpu0 68770 # number of overall (read+write) accesses
system.cpu0.l1c.overall_accesses::total 68770 # number of overall (read+write) accesses
system.cpu0.l1c.ReadReq_miss_rate::cpu0 0.809263 # miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_miss_rate::total 0.809263 # miss rate for ReadReq accesses
system.cpu0.l1c.WriteReq_miss_rate::cpu0 0.956719 # miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_miss_rate::total 0.956719 # miss rate for WriteReq accesses
system.cpu0.l1c.demand_miss_rate::cpu0 0.860884 # miss rate for demand accesses
system.cpu0.l1c.demand_miss_rate::total 0.860884 # miss rate for demand accesses
system.cpu0.l1c.overall_miss_rate::cpu0 0.860884 # miss rate for overall accesses
system.cpu0.l1c.overall_miss_rate::total 0.860884 # miss rate for overall accesses
system.cpu0.l1c.ReadReq_avg_miss_latency::cpu0 37003.834227 # average ReadReq miss latency
system.cpu0.l1c.ReadReq_avg_miss_latency::total 37003.834227 # average ReadReq miss latency
system.cpu0.l1c.WriteReq_avg_miss_latency::cpu0 46937.877827 # average WriteReq miss latency
system.cpu0.l1c.WriteReq_avg_miss_latency::total 46937.877827 # average WriteReq miss latency
system.cpu0.l1c.demand_avg_miss_latency::cpu0 40868.686114 # average overall miss latency
system.cpu0.l1c.demand_avg_miss_latency::total 40868.686114 # average overall miss latency
system.cpu0.l1c.overall_avg_miss_latency::cpu0 40868.686114 # average overall miss latency
system.cpu0.l1c.overall_avg_miss_latency::total 40868.686114 # average overall miss latency
system.cpu0.l1c.blocked_cycles::no_mshrs 1431079 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.blocked::no_mshrs 67309 # number of cycles access was blocked
system.cpu0.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.avg_blocked_cycles::no_mshrs 21.261332 # average number of cycles each access was blocked
system.cpu0.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.l1c.fast_writes 0 # number of fast writes performed
system.cpu0.l1c.cache_copies 0 # number of cache copies performed
system.cpu0.l1c.writebacks::writebacks 9829 # number of writebacks
system.cpu0.l1c.writebacks::total 9829 # number of writebacks
system.cpu0.l1c.ReadReq_mshr_misses::cpu0 36170 # number of ReadReq MSHR misses
system.cpu0.l1c.ReadReq_mshr_misses::total 36170 # number of ReadReq MSHR misses
system.cpu0.l1c.WriteReq_mshr_misses::cpu0 23033 # number of WriteReq MSHR misses
system.cpu0.l1c.WriteReq_mshr_misses::total 23033 # number of WriteReq MSHR misses
system.cpu0.l1c.demand_mshr_misses::cpu0 59203 # number of demand (read+write) MSHR misses
system.cpu0.l1c.demand_mshr_misses::total 59203 # number of demand (read+write) MSHR misses
system.cpu0.l1c.overall_mshr_misses::cpu0 59203 # number of overall MSHR misses
system.cpu0.l1c.overall_mshr_misses::total 59203 # number of overall MSHR misses
system.cpu0.l1c.ReadReq_mshr_miss_latency::cpu0 1266094684 # number of ReadReq MSHR miss cycles
system.cpu0.l1c.ReadReq_mshr_miss_latency::total 1266094684 # number of ReadReq MSHR miss cycles
system.cpu0.l1c.WriteReq_mshr_miss_latency::cpu0 1035054140 # number of WriteReq MSHR miss cycles
system.cpu0.l1c.WriteReq_mshr_miss_latency::total 1035054140 # number of WriteReq MSHR miss cycles
system.cpu0.l1c.demand_mshr_miss_latency::cpu0 2301148824 # number of demand (read+write) MSHR miss cycles
system.cpu0.l1c.demand_mshr_miss_latency::total 2301148824 # number of demand (read+write) MSHR miss cycles
system.cpu0.l1c.overall_mshr_miss_latency::cpu0 2301148824 # number of overall MSHR miss cycles
system.cpu0.l1c.overall_mshr_miss_latency::total 2301148824 # number of overall MSHR miss cycles
system.cpu0.l1c.ReadReq_mshr_uncacheable_latency::cpu0 713940998 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l1c.ReadReq_mshr_uncacheable_latency::total 713940998 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l1c.WriteReq_mshr_uncacheable_latency::cpu0 425679500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l1c.WriteReq_mshr_uncacheable_latency::total 425679500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l1c.overall_mshr_uncacheable_latency::cpu0 1139620498 # number of overall MSHR uncacheable cycles
system.cpu0.l1c.overall_mshr_uncacheable_latency::total 1139620498 # number of overall MSHR uncacheable cycles
system.cpu0.l1c.ReadReq_mshr_miss_rate::cpu0 0.809263 # mshr miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_mshr_miss_rate::total 0.809263 # mshr miss rate for ReadReq accesses
system.cpu0.l1c.WriteReq_mshr_miss_rate::cpu0 0.956719 # mshr miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_mshr_miss_rate::total 0.956719 # mshr miss rate for WriteReq accesses
system.cpu0.l1c.demand_mshr_miss_rate::cpu0 0.860884 # mshr miss rate for demand accesses
system.cpu0.l1c.demand_mshr_miss_rate::total 0.860884 # mshr miss rate for demand accesses
system.cpu0.l1c.overall_mshr_miss_rate::cpu0 0.860884 # mshr miss rate for overall accesses
system.cpu0.l1c.overall_mshr_miss_rate::total 0.860884 # mshr miss rate for overall accesses
system.cpu0.l1c.ReadReq_avg_mshr_miss_latency::cpu0 35004.000111 # average ReadReq mshr miss latency
system.cpu0.l1c.ReadReq_avg_mshr_miss_latency::total 35004.000111 # average ReadReq mshr miss latency
system.cpu0.l1c.WriteReq_avg_mshr_miss_latency::cpu0 44937.877827 # average WriteReq mshr miss latency
system.cpu0.l1c.WriteReq_avg_mshr_miss_latency::total 44937.877827 # average WriteReq mshr miss latency
system.cpu0.l1c.demand_avg_mshr_miss_latency::cpu0 38868.787460 # average overall mshr miss latency
system.cpu0.l1c.demand_avg_mshr_miss_latency::total 38868.787460 # average overall mshr miss latency
system.cpu0.l1c.overall_avg_mshr_miss_latency::cpu0 38868.787460 # average overall mshr miss latency
system.cpu0.l1c.overall_avg_mshr_miss_latency::total 38868.787460 # average overall mshr miss latency
system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu0 inf # average ReadReq mshr uncacheable latency
system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu0 inf # average WriteReq mshr uncacheable latency
system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.l1c.overall_avg_mshr_uncacheable_latency::cpu0 inf # average overall mshr uncacheable latency
system.cpu0.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.num_reads 98330 # number of read accesses completed
system.cpu1.num_writes 53283 # number of write accesses completed
system.cpu1.num_copies 0 # number of copy accesses completed
system.cpu1.l1c.replacements 22413 # number of replacements
system.cpu1.l1c.tagsinuse 397.274781 # Cycle average of tags in use
system.cpu1.l1c.total_refs 13337 # Total number of references to valid blocks.
system.cpu1.l1c.sampled_refs 22810 # Sample count of references to valid blocks.
system.cpu1.l1c.avg_refs 0.584700 # Average number of references to valid blocks.
system.cpu1.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.l1c.occ_blocks::cpu1 397.274781 # Average occupied blocks per requestor
system.cpu1.l1c.occ_percent::cpu1 0.775927 # Average percentage of cache occupancy
system.cpu1.l1c.occ_percent::total 0.775927 # Average percentage of cache occupancy
system.cpu1.l1c.ReadReq_hits::cpu1 8758 # number of ReadReq hits
system.cpu1.l1c.ReadReq_hits::total 8758 # number of ReadReq hits
system.cpu1.l1c.WriteReq_hits::cpu1 1087 # number of WriteReq hits
system.cpu1.l1c.WriteReq_hits::total 1087 # number of WriteReq hits
system.cpu1.l1c.demand_hits::cpu1 9845 # number of demand (read+write) hits
system.cpu1.l1c.demand_hits::total 9845 # number of demand (read+write) hits
system.cpu1.l1c.overall_hits::cpu1 9845 # number of overall hits
system.cpu1.l1c.overall_hits::total 9845 # number of overall hits
system.cpu1.l1c.ReadReq_misses::cpu1 35763 # number of ReadReq misses
system.cpu1.l1c.ReadReq_misses::total 35763 # number of ReadReq misses
system.cpu1.l1c.WriteReq_misses::cpu1 23060 # number of WriteReq misses
system.cpu1.l1c.WriteReq_misses::total 23060 # number of WriteReq misses
system.cpu1.l1c.demand_misses::cpu1 58823 # number of demand (read+write) misses
system.cpu1.l1c.demand_misses::total 58823 # number of demand (read+write) misses
system.cpu1.l1c.overall_misses::cpu1 58823 # number of overall misses
system.cpu1.l1c.overall_misses::total 58823 # number of overall misses
system.cpu1.l1c.ReadReq_miss_latency::cpu1 1339256827 # number of ReadReq miss cycles
system.cpu1.l1c.ReadReq_miss_latency::total 1339256827 # number of ReadReq miss cycles
system.cpu1.l1c.WriteReq_miss_latency::cpu1 1098702208 # number of WriteReq miss cycles
system.cpu1.l1c.WriteReq_miss_latency::total 1098702208 # number of WriteReq miss cycles
system.cpu1.l1c.demand_miss_latency::cpu1 2437959035 # number of demand (read+write) miss cycles
system.cpu1.l1c.demand_miss_latency::total 2437959035 # number of demand (read+write) miss cycles
system.cpu1.l1c.overall_miss_latency::cpu1 2437959035 # number of overall miss cycles
system.cpu1.l1c.overall_miss_latency::total 2437959035 # number of overall miss cycles
system.cpu1.l1c.ReadReq_accesses::cpu1 44521 # number of ReadReq accesses(hits+misses)
system.cpu1.l1c.ReadReq_accesses::total 44521 # number of ReadReq accesses(hits+misses)
system.cpu1.l1c.WriteReq_accesses::cpu1 24147 # number of WriteReq accesses(hits+misses)
system.cpu1.l1c.WriteReq_accesses::total 24147 # number of WriteReq accesses(hits+misses)
system.cpu1.l1c.demand_accesses::cpu1 68668 # number of demand (read+write) accesses
system.cpu1.l1c.demand_accesses::total 68668 # number of demand (read+write) accesses
system.cpu1.l1c.overall_accesses::cpu1 68668 # number of overall (read+write) accesses
system.cpu1.l1c.overall_accesses::total 68668 # number of overall (read+write) accesses
system.cpu1.l1c.ReadReq_miss_rate::cpu1 0.803284 # miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_miss_rate::total 0.803284 # miss rate for ReadReq accesses
system.cpu1.l1c.WriteReq_miss_rate::cpu1 0.954984 # miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_miss_rate::total 0.954984 # miss rate for WriteReq accesses
system.cpu1.l1c.demand_miss_rate::cpu1 0.856629 # miss rate for demand accesses
system.cpu1.l1c.demand_miss_rate::total 0.856629 # miss rate for demand accesses
system.cpu1.l1c.overall_miss_rate::cpu1 0.856629 # miss rate for overall accesses
system.cpu1.l1c.overall_miss_rate::total 0.856629 # miss rate for overall accesses
system.cpu1.l1c.ReadReq_avg_miss_latency::cpu1 37448.111931 # average ReadReq miss latency
system.cpu1.l1c.ReadReq_avg_miss_latency::total 37448.111931 # average ReadReq miss latency
system.cpu1.l1c.WriteReq_avg_miss_latency::cpu1 47645.368951 # average WriteReq miss latency
system.cpu1.l1c.WriteReq_avg_miss_latency::total 47645.368951 # average WriteReq miss latency
system.cpu1.l1c.demand_avg_miss_latency::cpu1 41445.676606 # average overall miss latency
system.cpu1.l1c.demand_avg_miss_latency::total 41445.676606 # average overall miss latency
system.cpu1.l1c.overall_avg_miss_latency::cpu1 41445.676606 # average overall miss latency
system.cpu1.l1c.overall_avg_miss_latency::total 41445.676606 # average overall miss latency
system.cpu1.l1c.blocked_cycles::no_mshrs 1431601 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.blocked::no_mshrs 66652 # number of cycles access was blocked
system.cpu1.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.avg_blocked_cycles::no_mshrs 21.478740 # average number of cycles each access was blocked
system.cpu1.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.l1c.fast_writes 0 # number of fast writes performed
system.cpu1.l1c.cache_copies 0 # number of cache copies performed
system.cpu1.l1c.writebacks::writebacks 9847 # number of writebacks
system.cpu1.l1c.writebacks::total 9847 # number of writebacks
system.cpu1.l1c.ReadReq_mshr_misses::cpu1 35763 # number of ReadReq MSHR misses
system.cpu1.l1c.ReadReq_mshr_misses::total 35763 # number of ReadReq MSHR misses
system.cpu1.l1c.WriteReq_mshr_misses::cpu1 23060 # number of WriteReq MSHR misses
system.cpu1.l1c.WriteReq_mshr_misses::total 23060 # number of WriteReq MSHR misses
system.cpu1.l1c.demand_mshr_misses::cpu1 58823 # number of demand (read+write) MSHR misses
system.cpu1.l1c.demand_mshr_misses::total 58823 # number of demand (read+write) MSHR misses
system.cpu1.l1c.overall_mshr_misses::cpu1 58823 # number of overall MSHR misses
system.cpu1.l1c.overall_mshr_misses::total 58823 # number of overall MSHR misses
system.cpu1.l1c.ReadReq_mshr_miss_latency::cpu1 1267732827 # number of ReadReq MSHR miss cycles
system.cpu1.l1c.ReadReq_mshr_miss_latency::total 1267732827 # number of ReadReq MSHR miss cycles
system.cpu1.l1c.WriteReq_mshr_miss_latency::cpu1 1052584208 # number of WriteReq MSHR miss cycles
system.cpu1.l1c.WriteReq_mshr_miss_latency::total 1052584208 # number of WriteReq MSHR miss cycles
system.cpu1.l1c.demand_mshr_miss_latency::cpu1 2320317035 # number of demand (read+write) MSHR miss cycles
system.cpu1.l1c.demand_mshr_miss_latency::total 2320317035 # number of demand (read+write) MSHR miss cycles
system.cpu1.l1c.overall_mshr_miss_latency::cpu1 2320317035 # number of overall MSHR miss cycles
system.cpu1.l1c.overall_mshr_miss_latency::total 2320317035 # number of overall MSHR miss cycles
system.cpu1.l1c.ReadReq_mshr_uncacheable_latency::cpu1 694424746 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l1c.ReadReq_mshr_uncacheable_latency::total 694424746 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l1c.WriteReq_mshr_uncacheable_latency::cpu1 428704098 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l1c.WriteReq_mshr_uncacheable_latency::total 428704098 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l1c.overall_mshr_uncacheable_latency::cpu1 1123128844 # number of overall MSHR uncacheable cycles
system.cpu1.l1c.overall_mshr_uncacheable_latency::total 1123128844 # number of overall MSHR uncacheable cycles
system.cpu1.l1c.ReadReq_mshr_miss_rate::cpu1 0.803284 # mshr miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_mshr_miss_rate::total 0.803284 # mshr miss rate for ReadReq accesses
system.cpu1.l1c.WriteReq_mshr_miss_rate::cpu1 0.954984 # mshr miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_mshr_miss_rate::total 0.954984 # mshr miss rate for WriteReq accesses
system.cpu1.l1c.demand_mshr_miss_rate::cpu1 0.856629 # mshr miss rate for demand accesses
system.cpu1.l1c.demand_mshr_miss_rate::total 0.856629 # mshr miss rate for demand accesses
system.cpu1.l1c.overall_mshr_miss_rate::cpu1 0.856629 # mshr miss rate for overall accesses
system.cpu1.l1c.overall_mshr_miss_rate::total 0.856629 # mshr miss rate for overall accesses
system.cpu1.l1c.ReadReq_avg_mshr_miss_latency::cpu1 35448.167855 # average ReadReq mshr miss latency
system.cpu1.l1c.ReadReq_avg_mshr_miss_latency::total 35448.167855 # average ReadReq mshr miss latency
system.cpu1.l1c.WriteReq_avg_mshr_miss_latency::cpu1 45645.455681 # average WriteReq mshr miss latency
system.cpu1.l1c.WriteReq_avg_mshr_miss_latency::total 45645.455681 # average WriteReq mshr miss latency
system.cpu1.l1c.demand_avg_mshr_miss_latency::cpu1 39445.744607 # average overall mshr miss latency
system.cpu1.l1c.demand_avg_mshr_miss_latency::total 39445.744607 # average overall mshr miss latency
system.cpu1.l1c.overall_avg_mshr_miss_latency::cpu1 39445.744607 # average overall mshr miss latency
system.cpu1.l1c.overall_avg_mshr_miss_latency::total 39445.744607 # average overall mshr miss latency
system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu1 inf # average ReadReq mshr uncacheable latency
system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu1 inf # average WriteReq mshr uncacheable latency
system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.l1c.overall_avg_mshr_uncacheable_latency::cpu1 inf # average overall mshr uncacheable latency
system.cpu1.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.num_reads 98918 # number of read accesses completed
system.cpu2.num_writes 53026 # number of write accesses completed
system.cpu2.num_copies 0 # number of copy accesses completed
system.cpu2.l1c.replacements 22091 # number of replacements
system.cpu2.l1c.tagsinuse 394.122068 # Cycle average of tags in use
system.cpu2.l1c.total_refs 13053 # Total number of references to valid blocks.
system.cpu2.l1c.sampled_refs 22474 # Sample count of references to valid blocks.
system.cpu2.l1c.avg_refs 0.580804 # Average number of references to valid blocks.
system.cpu2.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.l1c.occ_blocks::cpu2 394.122068 # Average occupied blocks per requestor
system.cpu2.l1c.occ_percent::cpu2 0.769770 # Average percentage of cache occupancy
system.cpu2.l1c.occ_percent::total 0.769770 # Average percentage of cache occupancy
system.cpu2.l1c.ReadReq_hits::cpu2 8657 # number of ReadReq hits
system.cpu2.l1c.ReadReq_hits::total 8657 # number of ReadReq hits
system.cpu2.l1c.WriteReq_hits::cpu2 1062 # number of WriteReq hits
system.cpu2.l1c.WriteReq_hits::total 1062 # number of WriteReq hits
system.cpu2.l1c.demand_hits::cpu2 9719 # number of demand (read+write) hits
system.cpu2.l1c.demand_hits::total 9719 # number of demand (read+write) hits
system.cpu2.l1c.overall_hits::cpu2 9719 # number of overall hits
system.cpu2.l1c.overall_hits::total 9719 # number of overall hits
system.cpu2.l1c.ReadReq_misses::cpu2 35792 # number of ReadReq misses
system.cpu2.l1c.ReadReq_misses::total 35792 # number of ReadReq misses
system.cpu2.l1c.WriteReq_misses::cpu2 22782 # number of WriteReq misses
system.cpu2.l1c.WriteReq_misses::total 22782 # number of WriteReq misses
system.cpu2.l1c.demand_misses::cpu2 58574 # number of demand (read+write) misses
system.cpu2.l1c.demand_misses::total 58574 # number of demand (read+write) misses
system.cpu2.l1c.overall_misses::cpu2 58574 # number of overall misses
system.cpu2.l1c.overall_misses::total 58574 # number of overall misses
system.cpu2.l1c.ReadReq_miss_latency::cpu2 1334540137 # number of ReadReq miss cycles
system.cpu2.l1c.ReadReq_miss_latency::total 1334540137 # number of ReadReq miss cycles
system.cpu2.l1c.WriteReq_miss_latency::cpu2 1086319531 # number of WriteReq miss cycles
system.cpu2.l1c.WriteReq_miss_latency::total 1086319531 # number of WriteReq miss cycles
system.cpu2.l1c.demand_miss_latency::cpu2 2420859668 # number of demand (read+write) miss cycles
system.cpu2.l1c.demand_miss_latency::total 2420859668 # number of demand (read+write) miss cycles
system.cpu2.l1c.overall_miss_latency::cpu2 2420859668 # number of overall miss cycles
system.cpu2.l1c.overall_miss_latency::total 2420859668 # number of overall miss cycles
system.cpu2.l1c.ReadReq_accesses::cpu2 44449 # number of ReadReq accesses(hits+misses)
system.cpu2.l1c.ReadReq_accesses::total 44449 # number of ReadReq accesses(hits+misses)
system.cpu2.l1c.WriteReq_accesses::cpu2 23844 # number of WriteReq accesses(hits+misses)
system.cpu2.l1c.WriteReq_accesses::total 23844 # number of WriteReq accesses(hits+misses)
system.cpu2.l1c.demand_accesses::cpu2 68293 # number of demand (read+write) accesses
system.cpu2.l1c.demand_accesses::total 68293 # number of demand (read+write) accesses
system.cpu2.l1c.overall_accesses::cpu2 68293 # number of overall (read+write) accesses
system.cpu2.l1c.overall_accesses::total 68293 # number of overall (read+write) accesses
system.cpu2.l1c.ReadReq_miss_rate::cpu2 0.805237 # miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_miss_rate::total 0.805237 # miss rate for ReadReq accesses
system.cpu2.l1c.WriteReq_miss_rate::cpu2 0.955460 # miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_miss_rate::total 0.955460 # miss rate for WriteReq accesses
system.cpu2.l1c.demand_miss_rate::cpu2 0.857687 # miss rate for demand accesses
system.cpu2.l1c.demand_miss_rate::total 0.857687 # miss rate for demand accesses
system.cpu2.l1c.overall_miss_rate::cpu2 0.857687 # miss rate for overall accesses
system.cpu2.l1c.overall_miss_rate::total 0.857687 # miss rate for overall accesses
system.cpu2.l1c.ReadReq_avg_miss_latency::cpu2 37285.989523 # average ReadReq miss latency
system.cpu2.l1c.ReadReq_avg_miss_latency::total 37285.989523 # average ReadReq miss latency
system.cpu2.l1c.WriteReq_avg_miss_latency::cpu2 47683.238127 # average WriteReq miss latency
system.cpu2.l1c.WriteReq_avg_miss_latency::total 47683.238127 # average WriteReq miss latency
system.cpu2.l1c.demand_avg_miss_latency::cpu2 41329.935944 # average overall miss latency
system.cpu2.l1c.demand_avg_miss_latency::total 41329.935944 # average overall miss latency
system.cpu2.l1c.overall_avg_miss_latency::cpu2 41329.935944 # average overall miss latency
system.cpu2.l1c.overall_avg_miss_latency::total 41329.935944 # average overall miss latency
system.cpu2.l1c.blocked_cycles::no_mshrs 1431481 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.blocked::no_mshrs 66558 # number of cycles access was blocked
system.cpu2.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.avg_blocked_cycles::no_mshrs 21.507272 # average number of cycles each access was blocked
system.cpu2.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu2.l1c.fast_writes 0 # number of fast writes performed
system.cpu2.l1c.cache_copies 0 # number of cache copies performed
system.cpu2.l1c.writebacks::writebacks 9590 # number of writebacks
system.cpu2.l1c.writebacks::total 9590 # number of writebacks
system.cpu2.l1c.ReadReq_mshr_misses::cpu2 35792 # number of ReadReq MSHR misses
system.cpu2.l1c.ReadReq_mshr_misses::total 35792 # number of ReadReq MSHR misses
system.cpu2.l1c.WriteReq_mshr_misses::cpu2 22782 # number of WriteReq MSHR misses
system.cpu2.l1c.WriteReq_mshr_misses::total 22782 # number of WriteReq MSHR misses
system.cpu2.l1c.demand_mshr_misses::cpu2 58574 # number of demand (read+write) MSHR misses
system.cpu2.l1c.demand_mshr_misses::total 58574 # number of demand (read+write) MSHR misses
system.cpu2.l1c.overall_mshr_misses::cpu2 58574 # number of overall MSHR misses
system.cpu2.l1c.overall_mshr_misses::total 58574 # number of overall MSHR misses
system.cpu2.l1c.ReadReq_mshr_miss_latency::cpu2 1262960137 # number of ReadReq MSHR miss cycles
system.cpu2.l1c.ReadReq_mshr_miss_latency::total 1262960137 # number of ReadReq MSHR miss cycles
system.cpu2.l1c.WriteReq_mshr_miss_latency::cpu2 1040755531 # number of WriteReq MSHR miss cycles
system.cpu2.l1c.WriteReq_mshr_miss_latency::total 1040755531 # number of WriteReq MSHR miss cycles
system.cpu2.l1c.demand_mshr_miss_latency::cpu2 2303715668 # number of demand (read+write) MSHR miss cycles
system.cpu2.l1c.demand_mshr_miss_latency::total 2303715668 # number of demand (read+write) MSHR miss cycles
system.cpu2.l1c.overall_mshr_miss_latency::cpu2 2303715668 # number of overall MSHR miss cycles
system.cpu2.l1c.overall_mshr_miss_latency::total 2303715668 # number of overall MSHR miss cycles
system.cpu2.l1c.ReadReq_mshr_uncacheable_latency::cpu2 710805276 # number of ReadReq MSHR uncacheable cycles
system.cpu2.l1c.ReadReq_mshr_uncacheable_latency::total 710805276 # number of ReadReq MSHR uncacheable cycles
system.cpu2.l1c.WriteReq_mshr_uncacheable_latency::cpu2 431026471 # number of WriteReq MSHR uncacheable cycles
system.cpu2.l1c.WriteReq_mshr_uncacheable_latency::total 431026471 # number of WriteReq MSHR uncacheable cycles
system.cpu2.l1c.overall_mshr_uncacheable_latency::cpu2 1141831747 # number of overall MSHR uncacheable cycles
system.cpu2.l1c.overall_mshr_uncacheable_latency::total 1141831747 # number of overall MSHR uncacheable cycles
system.cpu2.l1c.ReadReq_mshr_miss_rate::cpu2 0.805237 # mshr miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_mshr_miss_rate::total 0.805237 # mshr miss rate for ReadReq accesses
system.cpu2.l1c.WriteReq_mshr_miss_rate::cpu2 0.955460 # mshr miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_mshr_miss_rate::total 0.955460 # mshr miss rate for WriteReq accesses
system.cpu2.l1c.demand_mshr_miss_rate::cpu2 0.857687 # mshr miss rate for demand accesses
system.cpu2.l1c.demand_mshr_miss_rate::total 0.857687 # mshr miss rate for demand accesses
system.cpu2.l1c.overall_mshr_miss_rate::cpu2 0.857687 # mshr miss rate for overall accesses
system.cpu2.l1c.overall_mshr_miss_rate::total 0.857687 # mshr miss rate for overall accesses
system.cpu2.l1c.ReadReq_avg_mshr_miss_latency::cpu2 35286.101280 # average ReadReq mshr miss latency
system.cpu2.l1c.ReadReq_avg_mshr_miss_latency::total 35286.101280 # average ReadReq mshr miss latency
system.cpu2.l1c.WriteReq_avg_mshr_miss_latency::cpu2 45683.238127 # average WriteReq mshr miss latency
system.cpu2.l1c.WriteReq_avg_mshr_miss_latency::total 45683.238127 # average WriteReq mshr miss latency
system.cpu2.l1c.demand_avg_mshr_miss_latency::cpu2 39330.004234 # average overall mshr miss latency
system.cpu2.l1c.demand_avg_mshr_miss_latency::total 39330.004234 # average overall mshr miss latency
system.cpu2.l1c.overall_avg_mshr_miss_latency::cpu2 39330.004234 # average overall mshr miss latency
system.cpu2.l1c.overall_avg_mshr_miss_latency::total 39330.004234 # average overall mshr miss latency
system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu2 inf # average ReadReq mshr uncacheable latency
system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu2 inf # average WriteReq mshr uncacheable latency
system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu2.l1c.overall_avg_mshr_uncacheable_latency::cpu2 inf # average overall mshr uncacheable latency
system.cpu2.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu2.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.num_reads 98879 # number of read accesses completed
system.cpu3.num_writes 53514 # number of write accesses completed
system.cpu3.num_copies 0 # number of copy accesses completed
system.cpu3.l1c.replacements 22321 # number of replacements
system.cpu3.l1c.tagsinuse 395.059941 # Cycle average of tags in use
system.cpu3.l1c.total_refs 13052 # Total number of references to valid blocks.
system.cpu3.l1c.sampled_refs 22702 # Sample count of references to valid blocks.
system.cpu3.l1c.avg_refs 0.574927 # Average number of references to valid blocks.
system.cpu3.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.l1c.occ_blocks::cpu3 395.059941 # Average occupied blocks per requestor
system.cpu3.l1c.occ_percent::cpu3 0.771601 # Average percentage of cache occupancy
system.cpu3.l1c.occ_percent::total 0.771601 # Average percentage of cache occupancy
system.cpu3.l1c.ReadReq_hits::cpu3 8562 # number of ReadReq hits
system.cpu3.l1c.ReadReq_hits::total 8562 # number of ReadReq hits
system.cpu3.l1c.WriteReq_hits::cpu3 1034 # number of WriteReq hits
system.cpu3.l1c.WriteReq_hits::total 1034 # number of WriteReq hits
system.cpu3.l1c.demand_hits::cpu3 9596 # number of demand (read+write) hits
system.cpu3.l1c.demand_hits::total 9596 # number of demand (read+write) hits
system.cpu3.l1c.overall_hits::cpu3 9596 # number of overall hits
system.cpu3.l1c.overall_hits::total 9596 # number of overall hits
system.cpu3.l1c.ReadReq_misses::cpu3 35946 # number of ReadReq misses
system.cpu3.l1c.ReadReq_misses::total 35946 # number of ReadReq misses
system.cpu3.l1c.WriteReq_misses::cpu3 22965 # number of WriteReq misses
system.cpu3.l1c.WriteReq_misses::total 22965 # number of WriteReq misses
system.cpu3.l1c.demand_misses::cpu3 58911 # number of demand (read+write) misses
system.cpu3.l1c.demand_misses::total 58911 # number of demand (read+write) misses
system.cpu3.l1c.overall_misses::cpu3 58911 # number of overall misses
system.cpu3.l1c.overall_misses::total 58911 # number of overall misses
system.cpu3.l1c.ReadReq_miss_latency::cpu3 1334193508 # number of ReadReq miss cycles
system.cpu3.l1c.ReadReq_miss_latency::total 1334193508 # number of ReadReq miss cycles
system.cpu3.l1c.WriteReq_miss_latency::cpu3 1085703243 # number of WriteReq miss cycles
system.cpu3.l1c.WriteReq_miss_latency::total 1085703243 # number of WriteReq miss cycles
system.cpu3.l1c.demand_miss_latency::cpu3 2419896751 # number of demand (read+write) miss cycles
system.cpu3.l1c.demand_miss_latency::total 2419896751 # number of demand (read+write) miss cycles
system.cpu3.l1c.overall_miss_latency::cpu3 2419896751 # number of overall miss cycles
system.cpu3.l1c.overall_miss_latency::total 2419896751 # number of overall miss cycles
system.cpu3.l1c.ReadReq_accesses::cpu3 44508 # number of ReadReq accesses(hits+misses)
system.cpu3.l1c.ReadReq_accesses::total 44508 # number of ReadReq accesses(hits+misses)
system.cpu3.l1c.WriteReq_accesses::cpu3 23999 # number of WriteReq accesses(hits+misses)
system.cpu3.l1c.WriteReq_accesses::total 23999 # number of WriteReq accesses(hits+misses)
system.cpu3.l1c.demand_accesses::cpu3 68507 # number of demand (read+write) accesses
system.cpu3.l1c.demand_accesses::total 68507 # number of demand (read+write) accesses
system.cpu3.l1c.overall_accesses::cpu3 68507 # number of overall (read+write) accesses
system.cpu3.l1c.overall_accesses::total 68507 # number of overall (read+write) accesses
system.cpu3.l1c.ReadReq_miss_rate::cpu3 0.807630 # miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_miss_rate::total 0.807630 # miss rate for ReadReq accesses
system.cpu3.l1c.WriteReq_miss_rate::cpu3 0.956915 # miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_miss_rate::total 0.956915 # miss rate for WriteReq accesses
system.cpu3.l1c.demand_miss_rate::cpu3 0.859927 # miss rate for demand accesses
system.cpu3.l1c.demand_miss_rate::total 0.859927 # miss rate for demand accesses
system.cpu3.l1c.overall_miss_rate::cpu3 0.859927 # miss rate for overall accesses
system.cpu3.l1c.overall_miss_rate::total 0.859927 # miss rate for overall accesses
system.cpu3.l1c.ReadReq_avg_miss_latency::cpu3 37116.605686 # average ReadReq miss latency
system.cpu3.l1c.ReadReq_avg_miss_latency::total 37116.605686 # average ReadReq miss latency
system.cpu3.l1c.WriteReq_avg_miss_latency::cpu3 47276.431221 # average WriteReq miss latency
system.cpu3.l1c.WriteReq_avg_miss_latency::total 47276.431221 # average WriteReq miss latency
system.cpu3.l1c.demand_avg_miss_latency::cpu3 41077.163026 # average overall miss latency
system.cpu3.l1c.demand_avg_miss_latency::total 41077.163026 # average overall miss latency
system.cpu3.l1c.overall_avg_miss_latency::cpu3 41077.163026 # average overall miss latency
system.cpu3.l1c.overall_avg_miss_latency::total 41077.163026 # average overall miss latency
system.cpu3.l1c.blocked_cycles::no_mshrs 1431288 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.blocked::no_mshrs 66945 # number of cycles access was blocked
system.cpu3.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.avg_blocked_cycles::no_mshrs 21.380058 # average number of cycles each access was blocked
system.cpu3.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu3.l1c.fast_writes 0 # number of fast writes performed
system.cpu3.l1c.cache_copies 0 # number of cache copies performed
system.cpu3.l1c.writebacks::writebacks 9751 # number of writebacks
system.cpu3.l1c.writebacks::total 9751 # number of writebacks
system.cpu3.l1c.ReadReq_mshr_misses::cpu3 35946 # number of ReadReq MSHR misses
system.cpu3.l1c.ReadReq_mshr_misses::total 35946 # number of ReadReq MSHR misses
system.cpu3.l1c.WriteReq_mshr_misses::cpu3 22965 # number of WriteReq MSHR misses
system.cpu3.l1c.WriteReq_mshr_misses::total 22965 # number of WriteReq MSHR misses
system.cpu3.l1c.demand_mshr_misses::cpu3 58911 # number of demand (read+write) MSHR misses
system.cpu3.l1c.demand_mshr_misses::total 58911 # number of demand (read+write) MSHR misses
system.cpu3.l1c.overall_mshr_misses::cpu3 58911 # number of overall MSHR misses
system.cpu3.l1c.overall_mshr_misses::total 58911 # number of overall MSHR misses
system.cpu3.l1c.ReadReq_mshr_miss_latency::cpu3 1262305508 # number of ReadReq MSHR miss cycles
system.cpu3.l1c.ReadReq_mshr_miss_latency::total 1262305508 # number of ReadReq MSHR miss cycles
system.cpu3.l1c.WriteReq_mshr_miss_latency::cpu3 1039775243 # number of WriteReq MSHR miss cycles
system.cpu3.l1c.WriteReq_mshr_miss_latency::total 1039775243 # number of WriteReq MSHR miss cycles
system.cpu3.l1c.demand_mshr_miss_latency::cpu3 2302080751 # number of demand (read+write) MSHR miss cycles
system.cpu3.l1c.demand_mshr_miss_latency::total 2302080751 # number of demand (read+write) MSHR miss cycles
system.cpu3.l1c.overall_mshr_miss_latency::cpu3 2302080751 # number of overall MSHR miss cycles
system.cpu3.l1c.overall_mshr_miss_latency::total 2302080751 # number of overall MSHR miss cycles
system.cpu3.l1c.ReadReq_mshr_uncacheable_latency::cpu3 712475632 # number of ReadReq MSHR uncacheable cycles
system.cpu3.l1c.ReadReq_mshr_uncacheable_latency::total 712475632 # number of ReadReq MSHR uncacheable cycles
system.cpu3.l1c.WriteReq_mshr_uncacheable_latency::cpu3 424398019 # number of WriteReq MSHR uncacheable cycles
system.cpu3.l1c.WriteReq_mshr_uncacheable_latency::total 424398019 # number of WriteReq MSHR uncacheable cycles
system.cpu3.l1c.overall_mshr_uncacheable_latency::cpu3 1136873651 # number of overall MSHR uncacheable cycles
system.cpu3.l1c.overall_mshr_uncacheable_latency::total 1136873651 # number of overall MSHR uncacheable cycles
system.cpu3.l1c.ReadReq_mshr_miss_rate::cpu3 0.807630 # mshr miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_mshr_miss_rate::total 0.807630 # mshr miss rate for ReadReq accesses
system.cpu3.l1c.WriteReq_mshr_miss_rate::cpu3 0.956915 # mshr miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_mshr_miss_rate::total 0.956915 # mshr miss rate for WriteReq accesses
system.cpu3.l1c.demand_mshr_miss_rate::cpu3 0.859927 # mshr miss rate for demand accesses
system.cpu3.l1c.demand_mshr_miss_rate::total 0.859927 # mshr miss rate for demand accesses
system.cpu3.l1c.overall_mshr_miss_rate::cpu3 0.859927 # mshr miss rate for overall accesses
system.cpu3.l1c.overall_mshr_miss_rate::total 0.859927 # mshr miss rate for overall accesses
system.cpu3.l1c.ReadReq_avg_mshr_miss_latency::cpu3 35116.716964 # average ReadReq mshr miss latency
system.cpu3.l1c.ReadReq_avg_mshr_miss_latency::total 35116.716964 # average ReadReq mshr miss latency
system.cpu3.l1c.WriteReq_avg_mshr_miss_latency::cpu3 45276.518310 # average WriteReq mshr miss latency
system.cpu3.l1c.WriteReq_avg_mshr_miss_latency::total 45276.518310 # average WriteReq mshr miss latency
system.cpu3.l1c.demand_avg_mshr_miss_latency::cpu3 39077.264874 # average overall mshr miss latency
system.cpu3.l1c.demand_avg_mshr_miss_latency::total 39077.264874 # average overall mshr miss latency
system.cpu3.l1c.overall_avg_mshr_miss_latency::cpu3 39077.264874 # average overall mshr miss latency
system.cpu3.l1c.overall_avg_mshr_miss_latency::total 39077.264874 # average overall mshr miss latency
system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu3 inf # average ReadReq mshr uncacheable latency
system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu3 inf # average WriteReq mshr uncacheable latency
system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu3.l1c.overall_avg_mshr_uncacheable_latency::cpu3 inf # average overall mshr uncacheable latency
system.cpu3.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu3.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu4.num_reads 99302 # number of read accesses completed
system.cpu4.num_writes 53818 # number of write accesses completed
system.cpu4.num_copies 0 # number of copy accesses completed
system.cpu4.l1c.replacements 22353 # number of replacements
system.cpu4.l1c.tagsinuse 396.021323 # Cycle average of tags in use
system.cpu4.l1c.total_refs 13287 # Total number of references to valid blocks.
system.cpu4.l1c.sampled_refs 22757 # Sample count of references to valid blocks.
system.cpu4.l1c.avg_refs 0.583864 # Average number of references to valid blocks.
system.cpu4.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu4.l1c.occ_blocks::cpu4 396.021323 # Average occupied blocks per requestor
system.cpu4.l1c.occ_percent::cpu4 0.773479 # Average percentage of cache occupancy
system.cpu4.l1c.occ_percent::total 0.773479 # Average percentage of cache occupancy
system.cpu4.l1c.ReadReq_hits::cpu4 8768 # number of ReadReq hits
system.cpu4.l1c.ReadReq_hits::total 8768 # number of ReadReq hits
system.cpu4.l1c.WriteReq_hits::cpu4 1075 # number of WriteReq hits
system.cpu4.l1c.WriteReq_hits::total 1075 # number of WriteReq hits
system.cpu4.l1c.demand_hits::cpu4 9843 # number of demand (read+write) hits
system.cpu4.l1c.demand_hits::total 9843 # number of demand (read+write) hits
system.cpu4.l1c.overall_hits::cpu4 9843 # number of overall hits
system.cpu4.l1c.overall_hits::total 9843 # number of overall hits
system.cpu4.l1c.ReadReq_misses::cpu4 36125 # number of ReadReq misses
system.cpu4.l1c.ReadReq_misses::total 36125 # number of ReadReq misses
system.cpu4.l1c.WriteReq_misses::cpu4 22981 # number of WriteReq misses
system.cpu4.l1c.WriteReq_misses::total 22981 # number of WriteReq misses
system.cpu4.l1c.demand_misses::cpu4 59106 # number of demand (read+write) misses
system.cpu4.l1c.demand_misses::total 59106 # number of demand (read+write) misses
system.cpu4.l1c.overall_misses::cpu4 59106 # number of overall misses
system.cpu4.l1c.overall_misses::total 59106 # number of overall misses
system.cpu4.l1c.ReadReq_miss_latency::cpu4 1336431585 # number of ReadReq miss cycles
system.cpu4.l1c.ReadReq_miss_latency::total 1336431585 # number of ReadReq miss cycles
system.cpu4.l1c.WriteReq_miss_latency::cpu4 1085022253 # number of WriteReq miss cycles
system.cpu4.l1c.WriteReq_miss_latency::total 1085022253 # number of WriteReq miss cycles
system.cpu4.l1c.demand_miss_latency::cpu4 2421453838 # number of demand (read+write) miss cycles
system.cpu4.l1c.demand_miss_latency::total 2421453838 # number of demand (read+write) miss cycles
system.cpu4.l1c.overall_miss_latency::cpu4 2421453838 # number of overall miss cycles
system.cpu4.l1c.overall_miss_latency::total 2421453838 # number of overall miss cycles
system.cpu4.l1c.ReadReq_accesses::cpu4 44893 # number of ReadReq accesses(hits+misses)
system.cpu4.l1c.ReadReq_accesses::total 44893 # number of ReadReq accesses(hits+misses)
system.cpu4.l1c.WriteReq_accesses::cpu4 24056 # number of WriteReq accesses(hits+misses)
system.cpu4.l1c.WriteReq_accesses::total 24056 # number of WriteReq accesses(hits+misses)
system.cpu4.l1c.demand_accesses::cpu4 68949 # number of demand (read+write) accesses
system.cpu4.l1c.demand_accesses::total 68949 # number of demand (read+write) accesses
system.cpu4.l1c.overall_accesses::cpu4 68949 # number of overall (read+write) accesses
system.cpu4.l1c.overall_accesses::total 68949 # number of overall (read+write) accesses
system.cpu4.l1c.ReadReq_miss_rate::cpu4 0.804691 # miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_miss_rate::total 0.804691 # miss rate for ReadReq accesses
system.cpu4.l1c.WriteReq_miss_rate::cpu4 0.955313 # miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_miss_rate::total 0.955313 # miss rate for WriteReq accesses
system.cpu4.l1c.demand_miss_rate::cpu4 0.857242 # miss rate for demand accesses
system.cpu4.l1c.demand_miss_rate::total 0.857242 # miss rate for demand accesses
system.cpu4.l1c.overall_miss_rate::cpu4 0.857242 # miss rate for overall accesses
system.cpu4.l1c.overall_miss_rate::total 0.857242 # miss rate for overall accesses
system.cpu4.l1c.ReadReq_avg_miss_latency::cpu4 36994.645952 # average ReadReq miss latency
system.cpu4.l1c.ReadReq_avg_miss_latency::total 36994.645952 # average ReadReq miss latency
system.cpu4.l1c.WriteReq_avg_miss_latency::cpu4 47213.883338 # average WriteReq miss latency
system.cpu4.l1c.WriteReq_avg_miss_latency::total 47213.883338 # average WriteReq miss latency
system.cpu4.l1c.demand_avg_miss_latency::cpu4 40967.986973 # average overall miss latency
system.cpu4.l1c.demand_avg_miss_latency::total 40967.986973 # average overall miss latency
system.cpu4.l1c.overall_avg_miss_latency::cpu4 40967.986973 # average overall miss latency
system.cpu4.l1c.overall_avg_miss_latency::total 40967.986973 # average overall miss latency
system.cpu4.l1c.blocked_cycles::no_mshrs 1430986 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.blocked::no_mshrs 67143 # number of cycles access was blocked
system.cpu4.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.avg_blocked_cycles::no_mshrs 21.312512 # average number of cycles each access was blocked
system.cpu4.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu4.l1c.fast_writes 0 # number of fast writes performed
system.cpu4.l1c.cache_copies 0 # number of cache copies performed
system.cpu4.l1c.writebacks::writebacks 9680 # number of writebacks
system.cpu4.l1c.writebacks::total 9680 # number of writebacks
system.cpu4.l1c.ReadReq_mshr_misses::cpu4 36125 # number of ReadReq MSHR misses
system.cpu4.l1c.ReadReq_mshr_misses::total 36125 # number of ReadReq MSHR misses
system.cpu4.l1c.WriteReq_mshr_misses::cpu4 22981 # number of WriteReq MSHR misses
system.cpu4.l1c.WriteReq_mshr_misses::total 22981 # number of WriteReq MSHR misses
system.cpu4.l1c.demand_mshr_misses::cpu4 59106 # number of demand (read+write) MSHR misses
system.cpu4.l1c.demand_mshr_misses::total 59106 # number of demand (read+write) MSHR misses
system.cpu4.l1c.overall_mshr_misses::cpu4 59106 # number of overall MSHR misses
system.cpu4.l1c.overall_mshr_misses::total 59106 # number of overall MSHR misses
system.cpu4.l1c.ReadReq_mshr_miss_latency::cpu4 1264183585 # number of ReadReq MSHR miss cycles
system.cpu4.l1c.ReadReq_mshr_miss_latency::total 1264183585 # number of ReadReq MSHR miss cycles
system.cpu4.l1c.WriteReq_mshr_miss_latency::cpu4 1039060253 # number of WriteReq MSHR miss cycles
system.cpu4.l1c.WriteReq_mshr_miss_latency::total 1039060253 # number of WriteReq MSHR miss cycles
system.cpu4.l1c.demand_mshr_miss_latency::cpu4 2303243838 # number of demand (read+write) MSHR miss cycles
system.cpu4.l1c.demand_mshr_miss_latency::total 2303243838 # number of demand (read+write) MSHR miss cycles
system.cpu4.l1c.overall_mshr_miss_latency::cpu4 2303243838 # number of overall MSHR miss cycles
system.cpu4.l1c.overall_mshr_miss_latency::total 2303243838 # number of overall MSHR miss cycles
system.cpu4.l1c.ReadReq_mshr_uncacheable_latency::cpu4 711442657 # number of ReadReq MSHR uncacheable cycles
system.cpu4.l1c.ReadReq_mshr_uncacheable_latency::total 711442657 # number of ReadReq MSHR uncacheable cycles
system.cpu4.l1c.WriteReq_mshr_uncacheable_latency::cpu4 433569420 # number of WriteReq MSHR uncacheable cycles
system.cpu4.l1c.WriteReq_mshr_uncacheable_latency::total 433569420 # number of WriteReq MSHR uncacheable cycles
system.cpu4.l1c.overall_mshr_uncacheable_latency::cpu4 1145012077 # number of overall MSHR uncacheable cycles
system.cpu4.l1c.overall_mshr_uncacheable_latency::total 1145012077 # number of overall MSHR uncacheable cycles
system.cpu4.l1c.ReadReq_mshr_miss_rate::cpu4 0.804691 # mshr miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_mshr_miss_rate::total 0.804691 # mshr miss rate for ReadReq accesses
system.cpu4.l1c.WriteReq_mshr_miss_rate::cpu4 0.955313 # mshr miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_mshr_miss_rate::total 0.955313 # mshr miss rate for WriteReq accesses
system.cpu4.l1c.demand_mshr_miss_rate::cpu4 0.857242 # mshr miss rate for demand accesses
system.cpu4.l1c.demand_mshr_miss_rate::total 0.857242 # mshr miss rate for demand accesses
system.cpu4.l1c.overall_mshr_miss_rate::cpu4 0.857242 # mshr miss rate for overall accesses
system.cpu4.l1c.overall_mshr_miss_rate::total 0.857242 # mshr miss rate for overall accesses
system.cpu4.l1c.ReadReq_avg_mshr_miss_latency::cpu4 34994.701315 # average ReadReq mshr miss latency
system.cpu4.l1c.ReadReq_avg_mshr_miss_latency::total 34994.701315 # average ReadReq mshr miss latency
system.cpu4.l1c.WriteReq_avg_mshr_miss_latency::cpu4 45213.883338 # average WriteReq mshr miss latency
system.cpu4.l1c.WriteReq_avg_mshr_miss_latency::total 45213.883338 # average WriteReq mshr miss latency
system.cpu4.l1c.demand_avg_mshr_miss_latency::cpu4 38968.020810 # average overall mshr miss latency
system.cpu4.l1c.demand_avg_mshr_miss_latency::total 38968.020810 # average overall mshr miss latency
system.cpu4.l1c.overall_avg_mshr_miss_latency::cpu4 38968.020810 # average overall mshr miss latency
system.cpu4.l1c.overall_avg_mshr_miss_latency::total 38968.020810 # average overall mshr miss latency
system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu4 inf # average ReadReq mshr uncacheable latency
system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu4 inf # average WriteReq mshr uncacheable latency
system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu4.l1c.overall_avg_mshr_uncacheable_latency::cpu4 inf # average overall mshr uncacheable latency
system.cpu4.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu4.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu5.num_reads 98038 # number of read accesses completed
system.cpu5.num_writes 52677 # number of write accesses completed
system.cpu5.num_copies 0 # number of copy accesses completed
system.cpu5.l1c.replacements 21614 # number of replacements
system.cpu5.l1c.tagsinuse 395.041478 # Cycle average of tags in use
system.cpu5.l1c.total_refs 13218 # Total number of references to valid blocks.
system.cpu5.l1c.sampled_refs 22030 # Sample count of references to valid blocks.
system.cpu5.l1c.avg_refs 0.600000 # Average number of references to valid blocks.
system.cpu5.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu5.l1c.occ_blocks::cpu5 395.041478 # Average occupied blocks per requestor
system.cpu5.l1c.occ_percent::cpu5 0.771565 # Average percentage of cache occupancy
system.cpu5.l1c.occ_percent::total 0.771565 # Average percentage of cache occupancy
system.cpu5.l1c.ReadReq_hits::cpu5 8654 # number of ReadReq hits
system.cpu5.l1c.ReadReq_hits::total 8654 # number of ReadReq hits
system.cpu5.l1c.WriteReq_hits::cpu5 1143 # number of WriteReq hits
system.cpu5.l1c.WriteReq_hits::total 1143 # number of WriteReq hits
system.cpu5.l1c.demand_hits::cpu5 9797 # number of demand (read+write) hits
system.cpu5.l1c.demand_hits::total 9797 # number of demand (read+write) hits
system.cpu5.l1c.overall_hits::cpu5 9797 # number of overall hits
system.cpu5.l1c.overall_hits::total 9797 # number of overall hits
system.cpu5.l1c.ReadReq_misses::cpu5 35607 # number of ReadReq misses
system.cpu5.l1c.ReadReq_misses::total 35607 # number of ReadReq misses
system.cpu5.l1c.WriteReq_misses::cpu5 22649 # number of WriteReq misses
system.cpu5.l1c.WriteReq_misses::total 22649 # number of WriteReq misses
system.cpu5.l1c.demand_misses::cpu5 58256 # number of demand (read+write) misses
system.cpu5.l1c.demand_misses::total 58256 # number of demand (read+write) misses
system.cpu5.l1c.overall_misses::cpu5 58256 # number of overall misses
system.cpu5.l1c.overall_misses::total 58256 # number of overall misses
system.cpu5.l1c.ReadReq_miss_latency::cpu5 1343353904 # number of ReadReq miss cycles
system.cpu5.l1c.ReadReq_miss_latency::total 1343353904 # number of ReadReq miss cycles
system.cpu5.l1c.WriteReq_miss_latency::cpu5 1075550971 # number of WriteReq miss cycles
system.cpu5.l1c.WriteReq_miss_latency::total 1075550971 # number of WriteReq miss cycles
system.cpu5.l1c.demand_miss_latency::cpu5 2418904875 # number of demand (read+write) miss cycles
system.cpu5.l1c.demand_miss_latency::total 2418904875 # number of demand (read+write) miss cycles
system.cpu5.l1c.overall_miss_latency::cpu5 2418904875 # number of overall miss cycles
system.cpu5.l1c.overall_miss_latency::total 2418904875 # number of overall miss cycles
system.cpu5.l1c.ReadReq_accesses::cpu5 44261 # number of ReadReq accesses(hits+misses)
system.cpu5.l1c.ReadReq_accesses::total 44261 # number of ReadReq accesses(hits+misses)
system.cpu5.l1c.WriteReq_accesses::cpu5 23792 # number of WriteReq accesses(hits+misses)
system.cpu5.l1c.WriteReq_accesses::total 23792 # number of WriteReq accesses(hits+misses)
system.cpu5.l1c.demand_accesses::cpu5 68053 # number of demand (read+write) accesses
system.cpu5.l1c.demand_accesses::total 68053 # number of demand (read+write) accesses
system.cpu5.l1c.overall_accesses::cpu5 68053 # number of overall (read+write) accesses
system.cpu5.l1c.overall_accesses::total 68053 # number of overall (read+write) accesses
system.cpu5.l1c.ReadReq_miss_rate::cpu5 0.804478 # miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_miss_rate::total 0.804478 # miss rate for ReadReq accesses
system.cpu5.l1c.WriteReq_miss_rate::cpu5 0.951959 # miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_miss_rate::total 0.951959 # miss rate for WriteReq accesses
system.cpu5.l1c.demand_miss_rate::cpu5 0.856039 # miss rate for demand accesses
system.cpu5.l1c.demand_miss_rate::total 0.856039 # miss rate for demand accesses
system.cpu5.l1c.overall_miss_rate::cpu5 0.856039 # miss rate for overall accesses
system.cpu5.l1c.overall_miss_rate::total 0.856039 # miss rate for overall accesses
system.cpu5.l1c.ReadReq_avg_miss_latency::cpu5 37727.241947 # average ReadReq miss latency
system.cpu5.l1c.ReadReq_avg_miss_latency::total 37727.241947 # average ReadReq miss latency
system.cpu5.l1c.WriteReq_avg_miss_latency::cpu5 47487.790675 # average WriteReq miss latency
system.cpu5.l1c.WriteReq_avg_miss_latency::total 47487.790675 # average WriteReq miss latency
system.cpu5.l1c.demand_avg_miss_latency::cpu5 41521.987006 # average overall miss latency
system.cpu5.l1c.demand_avg_miss_latency::total 41521.987006 # average overall miss latency
system.cpu5.l1c.overall_avg_miss_latency::cpu5 41521.987006 # average overall miss latency
system.cpu5.l1c.overall_avg_miss_latency::total 41521.987006 # average overall miss latency
system.cpu5.l1c.blocked_cycles::no_mshrs 1431933 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.blocked::no_mshrs 66282 # number of cycles access was blocked
system.cpu5.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.avg_blocked_cycles::no_mshrs 21.603648 # average number of cycles each access was blocked
system.cpu5.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu5.l1c.fast_writes 0 # number of fast writes performed
system.cpu5.l1c.cache_copies 0 # number of cache copies performed
system.cpu5.l1c.writebacks::writebacks 9279 # number of writebacks
system.cpu5.l1c.writebacks::total 9279 # number of writebacks
system.cpu5.l1c.ReadReq_mshr_misses::cpu5 35607 # number of ReadReq MSHR misses
system.cpu5.l1c.ReadReq_mshr_misses::total 35607 # number of ReadReq MSHR misses
system.cpu5.l1c.WriteReq_mshr_misses::cpu5 22649 # number of WriteReq MSHR misses
system.cpu5.l1c.WriteReq_mshr_misses::total 22649 # number of WriteReq MSHR misses
system.cpu5.l1c.demand_mshr_misses::cpu5 58256 # number of demand (read+write) MSHR misses
system.cpu5.l1c.demand_mshr_misses::total 58256 # number of demand (read+write) MSHR misses
system.cpu5.l1c.overall_mshr_misses::cpu5 58256 # number of overall MSHR misses
system.cpu5.l1c.overall_mshr_misses::total 58256 # number of overall MSHR misses
system.cpu5.l1c.ReadReq_mshr_miss_latency::cpu5 1272141904 # number of ReadReq MSHR miss cycles
system.cpu5.l1c.ReadReq_mshr_miss_latency::total 1272141904 # number of ReadReq MSHR miss cycles
system.cpu5.l1c.WriteReq_mshr_miss_latency::cpu5 1030256971 # number of WriteReq MSHR miss cycles
system.cpu5.l1c.WriteReq_mshr_miss_latency::total 1030256971 # number of WriteReq MSHR miss cycles
system.cpu5.l1c.demand_mshr_miss_latency::cpu5 2302398875 # number of demand (read+write) MSHR miss cycles
system.cpu5.l1c.demand_mshr_miss_latency::total 2302398875 # number of demand (read+write) MSHR miss cycles
system.cpu5.l1c.overall_mshr_miss_latency::cpu5 2302398875 # number of overall MSHR miss cycles
system.cpu5.l1c.overall_mshr_miss_latency::total 2302398875 # number of overall MSHR miss cycles
system.cpu5.l1c.ReadReq_mshr_uncacheable_latency::cpu5 712509152 # number of ReadReq MSHR uncacheable cycles
system.cpu5.l1c.ReadReq_mshr_uncacheable_latency::total 712509152 # number of ReadReq MSHR uncacheable cycles
system.cpu5.l1c.WriteReq_mshr_uncacheable_latency::cpu5 420356599 # number of WriteReq MSHR uncacheable cycles
system.cpu5.l1c.WriteReq_mshr_uncacheable_latency::total 420356599 # number of WriteReq MSHR uncacheable cycles
system.cpu5.l1c.overall_mshr_uncacheable_latency::cpu5 1132865751 # number of overall MSHR uncacheable cycles
system.cpu5.l1c.overall_mshr_uncacheable_latency::total 1132865751 # number of overall MSHR uncacheable cycles
system.cpu5.l1c.ReadReq_mshr_miss_rate::cpu5 0.804478 # mshr miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_mshr_miss_rate::total 0.804478 # mshr miss rate for ReadReq accesses
system.cpu5.l1c.WriteReq_mshr_miss_rate::cpu5 0.951959 # mshr miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_mshr_miss_rate::total 0.951959 # mshr miss rate for WriteReq accesses
system.cpu5.l1c.demand_mshr_miss_rate::cpu5 0.856039 # mshr miss rate for demand accesses
system.cpu5.l1c.demand_mshr_miss_rate::total 0.856039 # mshr miss rate for demand accesses
system.cpu5.l1c.overall_mshr_miss_rate::cpu5 0.856039 # mshr miss rate for overall accesses
system.cpu5.l1c.overall_mshr_miss_rate::total 0.856039 # mshr miss rate for overall accesses
system.cpu5.l1c.ReadReq_avg_mshr_miss_latency::cpu5 35727.298116 # average ReadReq mshr miss latency
system.cpu5.l1c.ReadReq_avg_mshr_miss_latency::total 35727.298116 # average ReadReq mshr miss latency
system.cpu5.l1c.WriteReq_avg_mshr_miss_latency::cpu5 45487.967283 # average WriteReq mshr miss latency
system.cpu5.l1c.WriteReq_avg_mshr_miss_latency::total 45487.967283 # average WriteReq mshr miss latency
system.cpu5.l1c.demand_avg_mshr_miss_latency::cpu5 39522.089999 # average overall mshr miss latency
system.cpu5.l1c.demand_avg_mshr_miss_latency::total 39522.089999 # average overall mshr miss latency
system.cpu5.l1c.overall_avg_mshr_miss_latency::cpu5 39522.089999 # average overall mshr miss latency
system.cpu5.l1c.overall_avg_mshr_miss_latency::total 39522.089999 # average overall mshr miss latency
system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu5 inf # average ReadReq mshr uncacheable latency
system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu5 inf # average WriteReq mshr uncacheable latency
system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu5.l1c.overall_avg_mshr_uncacheable_latency::cpu5 inf # average overall mshr uncacheable latency
system.cpu5.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu5.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu6.num_reads 98486 # number of read accesses completed
system.cpu6.num_writes 53296 # number of write accesses completed
system.cpu6.num_copies 0 # number of copy accesses completed
system.cpu6.l1c.replacements 22107 # number of replacements
system.cpu6.l1c.tagsinuse 394.242179 # Cycle average of tags in use
system.cpu6.l1c.total_refs 13254 # Total number of references to valid blocks.
system.cpu6.l1c.sampled_refs 22518 # Sample count of references to valid blocks.
system.cpu6.l1c.avg_refs 0.588596 # Average number of references to valid blocks.
system.cpu6.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu6.l1c.occ_blocks::cpu6 394.242179 # Average occupied blocks per requestor
system.cpu6.l1c.occ_percent::cpu6 0.770004 # Average percentage of cache occupancy
system.cpu6.l1c.occ_percent::total 0.770004 # Average percentage of cache occupancy
system.cpu6.l1c.ReadReq_hits::cpu6 8629 # number of ReadReq hits
system.cpu6.l1c.ReadReq_hits::total 8629 # number of ReadReq hits
system.cpu6.l1c.WriteReq_hits::cpu6 1104 # number of WriteReq hits
system.cpu6.l1c.WriteReq_hits::total 1104 # number of WriteReq hits
system.cpu6.l1c.demand_hits::cpu6 9733 # number of demand (read+write) hits
system.cpu6.l1c.demand_hits::total 9733 # number of demand (read+write) hits
system.cpu6.l1c.overall_hits::cpu6 9733 # number of overall hits
system.cpu6.l1c.overall_hits::total 9733 # number of overall hits
system.cpu6.l1c.ReadReq_misses::cpu6 35833 # number of ReadReq misses
system.cpu6.l1c.ReadReq_misses::total 35833 # number of ReadReq misses
system.cpu6.l1c.WriteReq_misses::cpu6 23033 # number of WriteReq misses
system.cpu6.l1c.WriteReq_misses::total 23033 # number of WriteReq misses
system.cpu6.l1c.demand_misses::cpu6 58866 # number of demand (read+write) misses
system.cpu6.l1c.demand_misses::total 58866 # number of demand (read+write) misses
system.cpu6.l1c.overall_misses::cpu6 58866 # number of overall misses
system.cpu6.l1c.overall_misses::total 58866 # number of overall misses
system.cpu6.l1c.ReadReq_miss_latency::cpu6 1334639245 # number of ReadReq miss cycles
system.cpu6.l1c.ReadReq_miss_latency::total 1334639245 # number of ReadReq miss cycles
system.cpu6.l1c.WriteReq_miss_latency::cpu6 1095786214 # number of WriteReq miss cycles
system.cpu6.l1c.WriteReq_miss_latency::total 1095786214 # number of WriteReq miss cycles
system.cpu6.l1c.demand_miss_latency::cpu6 2430425459 # number of demand (read+write) miss cycles
system.cpu6.l1c.demand_miss_latency::total 2430425459 # number of demand (read+write) miss cycles
system.cpu6.l1c.overall_miss_latency::cpu6 2430425459 # number of overall miss cycles
system.cpu6.l1c.overall_miss_latency::total 2430425459 # number of overall miss cycles
system.cpu6.l1c.ReadReq_accesses::cpu6 44462 # number of ReadReq accesses(hits+misses)
system.cpu6.l1c.ReadReq_accesses::total 44462 # number of ReadReq accesses(hits+misses)
system.cpu6.l1c.WriteReq_accesses::cpu6 24137 # number of WriteReq accesses(hits+misses)
system.cpu6.l1c.WriteReq_accesses::total 24137 # number of WriteReq accesses(hits+misses)
system.cpu6.l1c.demand_accesses::cpu6 68599 # number of demand (read+write) accesses
system.cpu6.l1c.demand_accesses::total 68599 # number of demand (read+write) accesses
system.cpu6.l1c.overall_accesses::cpu6 68599 # number of overall (read+write) accesses
system.cpu6.l1c.overall_accesses::total 68599 # number of overall (read+write) accesses
system.cpu6.l1c.ReadReq_miss_rate::cpu6 0.805924 # miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_miss_rate::total 0.805924 # miss rate for ReadReq accesses
system.cpu6.l1c.WriteReq_miss_rate::cpu6 0.954261 # miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_miss_rate::total 0.954261 # miss rate for WriteReq accesses
system.cpu6.l1c.demand_miss_rate::cpu6 0.858117 # miss rate for demand accesses
system.cpu6.l1c.demand_miss_rate::total 0.858117 # miss rate for demand accesses
system.cpu6.l1c.overall_miss_rate::cpu6 0.858117 # miss rate for overall accesses
system.cpu6.l1c.overall_miss_rate::total 0.858117 # miss rate for overall accesses
system.cpu6.l1c.ReadReq_avg_miss_latency::cpu6 37246.092847 # average ReadReq miss latency
system.cpu6.l1c.ReadReq_avg_miss_latency::total 37246.092847 # average ReadReq miss latency
system.cpu6.l1c.WriteReq_avg_miss_latency::cpu6 47574.619633 # average WriteReq miss latency
system.cpu6.l1c.WriteReq_avg_miss_latency::total 47574.619633 # average WriteReq miss latency
system.cpu6.l1c.demand_avg_miss_latency::cpu6 41287.423283 # average overall miss latency
system.cpu6.l1c.demand_avg_miss_latency::total 41287.423283 # average overall miss latency
system.cpu6.l1c.overall_avg_miss_latency::cpu6 41287.423283 # average overall miss latency
system.cpu6.l1c.overall_avg_miss_latency::total 41287.423283 # average overall miss latency
system.cpu6.l1c.blocked_cycles::no_mshrs 1431647 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.blocked::no_mshrs 66759 # number of cycles access was blocked
system.cpu6.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.avg_blocked_cycles::no_mshrs 21.445004 # average number of cycles each access was blocked
system.cpu6.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu6.l1c.fast_writes 0 # number of fast writes performed
system.cpu6.l1c.cache_copies 0 # number of cache copies performed
system.cpu6.l1c.writebacks::writebacks 9651 # number of writebacks
system.cpu6.l1c.writebacks::total 9651 # number of writebacks
system.cpu6.l1c.ReadReq_mshr_misses::cpu6 35833 # number of ReadReq MSHR misses
system.cpu6.l1c.ReadReq_mshr_misses::total 35833 # number of ReadReq MSHR misses
system.cpu6.l1c.WriteReq_mshr_misses::cpu6 23033 # number of WriteReq MSHR misses
system.cpu6.l1c.WriteReq_mshr_misses::total 23033 # number of WriteReq MSHR misses
system.cpu6.l1c.demand_mshr_misses::cpu6 58866 # number of demand (read+write) MSHR misses
system.cpu6.l1c.demand_mshr_misses::total 58866 # number of demand (read+write) MSHR misses
system.cpu6.l1c.overall_mshr_misses::cpu6 58866 # number of overall MSHR misses
system.cpu6.l1c.overall_mshr_misses::total 58866 # number of overall MSHR misses
system.cpu6.l1c.ReadReq_mshr_miss_latency::cpu6 1262977245 # number of ReadReq MSHR miss cycles
system.cpu6.l1c.ReadReq_mshr_miss_latency::total 1262977245 # number of ReadReq MSHR miss cycles
system.cpu6.l1c.WriteReq_mshr_miss_latency::cpu6 1049724214 # number of WriteReq MSHR miss cycles
system.cpu6.l1c.WriteReq_mshr_miss_latency::total 1049724214 # number of WriteReq MSHR miss cycles
system.cpu6.l1c.demand_mshr_miss_latency::cpu6 2312701459 # number of demand (read+write) MSHR miss cycles
system.cpu6.l1c.demand_mshr_miss_latency::total 2312701459 # number of demand (read+write) MSHR miss cycles
system.cpu6.l1c.overall_mshr_miss_latency::cpu6 2312701459 # number of overall MSHR miss cycles
system.cpu6.l1c.overall_mshr_miss_latency::total 2312701459 # number of overall MSHR miss cycles
system.cpu6.l1c.ReadReq_mshr_uncacheable_latency::cpu6 702275141 # number of ReadReq MSHR uncacheable cycles
system.cpu6.l1c.ReadReq_mshr_uncacheable_latency::total 702275141 # number of ReadReq MSHR uncacheable cycles
system.cpu6.l1c.WriteReq_mshr_uncacheable_latency::cpu6 427671023 # number of WriteReq MSHR uncacheable cycles
system.cpu6.l1c.WriteReq_mshr_uncacheable_latency::total 427671023 # number of WriteReq MSHR uncacheable cycles
system.cpu6.l1c.overall_mshr_uncacheable_latency::cpu6 1129946164 # number of overall MSHR uncacheable cycles
system.cpu6.l1c.overall_mshr_uncacheable_latency::total 1129946164 # number of overall MSHR uncacheable cycles
system.cpu6.l1c.ReadReq_mshr_miss_rate::cpu6 0.805924 # mshr miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_mshr_miss_rate::total 0.805924 # mshr miss rate for ReadReq accesses
system.cpu6.l1c.WriteReq_mshr_miss_rate::cpu6 0.954261 # mshr miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_mshr_miss_rate::total 0.954261 # mshr miss rate for WriteReq accesses
system.cpu6.l1c.demand_mshr_miss_rate::cpu6 0.858117 # mshr miss rate for demand accesses
system.cpu6.l1c.demand_mshr_miss_rate::total 0.858117 # mshr miss rate for demand accesses
system.cpu6.l1c.overall_mshr_miss_rate::cpu6 0.858117 # mshr miss rate for overall accesses
system.cpu6.l1c.overall_mshr_miss_rate::total 0.858117 # mshr miss rate for overall accesses
system.cpu6.l1c.ReadReq_avg_mshr_miss_latency::cpu6 35246.204476 # average ReadReq mshr miss latency
system.cpu6.l1c.ReadReq_avg_mshr_miss_latency::total 35246.204476 # average ReadReq mshr miss latency
system.cpu6.l1c.WriteReq_avg_mshr_miss_latency::cpu6 45574.793297 # average WriteReq mshr miss latency
system.cpu6.l1c.WriteReq_avg_mshr_miss_latency::total 45574.793297 # average WriteReq mshr miss latency
system.cpu6.l1c.demand_avg_mshr_miss_latency::cpu6 39287.559185 # average overall mshr miss latency
system.cpu6.l1c.demand_avg_mshr_miss_latency::total 39287.559185 # average overall mshr miss latency
system.cpu6.l1c.overall_avg_mshr_miss_latency::cpu6 39287.559185 # average overall mshr miss latency
system.cpu6.l1c.overall_avg_mshr_miss_latency::total 39287.559185 # average overall mshr miss latency
system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu6 inf # average ReadReq mshr uncacheable latency
system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu6 inf # average WriteReq mshr uncacheable latency
system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu6.l1c.overall_avg_mshr_uncacheable_latency::cpu6 inf # average overall mshr uncacheable latency
system.cpu6.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu6.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu7.num_reads 100000 # number of read accesses completed
system.cpu7.num_writes 53815 # number of write accesses completed
system.cpu7.num_copies 0 # number of copy accesses completed
system.cpu7.l1c.replacements 22563 # number of replacements
system.cpu7.l1c.tagsinuse 397.316418 # Cycle average of tags in use
system.cpu7.l1c.total_refs 13400 # Total number of references to valid blocks.
system.cpu7.l1c.sampled_refs 22950 # Sample count of references to valid blocks.
system.cpu7.l1c.avg_refs 0.583878 # Average number of references to valid blocks.
system.cpu7.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu7.l1c.occ_blocks::cpu7 397.316418 # Average occupied blocks per requestor
system.cpu7.l1c.occ_percent::cpu7 0.776009 # Average percentage of cache occupancy
system.cpu7.l1c.occ_percent::total 0.776009 # Average percentage of cache occupancy
system.cpu7.l1c.ReadReq_hits::cpu7 8738 # number of ReadReq hits
system.cpu7.l1c.ReadReq_hits::total 8738 # number of ReadReq hits
system.cpu7.l1c.WriteReq_hits::cpu7 1123 # number of WriteReq hits
system.cpu7.l1c.WriteReq_hits::total 1123 # number of WriteReq hits
system.cpu7.l1c.demand_hits::cpu7 9861 # number of demand (read+write) hits
system.cpu7.l1c.demand_hits::total 9861 # number of demand (read+write) hits
system.cpu7.l1c.overall_hits::cpu7 9861 # number of overall hits
system.cpu7.l1c.overall_hits::total 9861 # number of overall hits
system.cpu7.l1c.ReadReq_misses::cpu7 36561 # number of ReadReq misses
system.cpu7.l1c.ReadReq_misses::total 36561 # number of ReadReq misses
system.cpu7.l1c.WriteReq_misses::cpu7 22883 # number of WriteReq misses
system.cpu7.l1c.WriteReq_misses::total 22883 # number of WriteReq misses
system.cpu7.l1c.demand_misses::cpu7 59444 # number of demand (read+write) misses
system.cpu7.l1c.demand_misses::total 59444 # number of demand (read+write) misses
system.cpu7.l1c.overall_misses::cpu7 59444 # number of overall misses
system.cpu7.l1c.overall_misses::total 59444 # number of overall misses
system.cpu7.l1c.ReadReq_miss_latency::cpu7 1338317183 # number of ReadReq miss cycles
system.cpu7.l1c.ReadReq_miss_latency::total 1338317183 # number of ReadReq miss cycles
system.cpu7.l1c.WriteReq_miss_latency::cpu7 1076026419 # number of WriteReq miss cycles
system.cpu7.l1c.WriteReq_miss_latency::total 1076026419 # number of WriteReq miss cycles
system.cpu7.l1c.demand_miss_latency::cpu7 2414343602 # number of demand (read+write) miss cycles
system.cpu7.l1c.demand_miss_latency::total 2414343602 # number of demand (read+write) miss cycles
system.cpu7.l1c.overall_miss_latency::cpu7 2414343602 # number of overall miss cycles
system.cpu7.l1c.overall_miss_latency::total 2414343602 # number of overall miss cycles
system.cpu7.l1c.ReadReq_accesses::cpu7 45299 # number of ReadReq accesses(hits+misses)
system.cpu7.l1c.ReadReq_accesses::total 45299 # number of ReadReq accesses(hits+misses)
system.cpu7.l1c.WriteReq_accesses::cpu7 24006 # number of WriteReq accesses(hits+misses)
system.cpu7.l1c.WriteReq_accesses::total 24006 # number of WriteReq accesses(hits+misses)
system.cpu7.l1c.demand_accesses::cpu7 69305 # number of demand (read+write) accesses
system.cpu7.l1c.demand_accesses::total 69305 # number of demand (read+write) accesses
system.cpu7.l1c.overall_accesses::cpu7 69305 # number of overall (read+write) accesses
system.cpu7.l1c.overall_accesses::total 69305 # number of overall (read+write) accesses
system.cpu7.l1c.ReadReq_miss_rate::cpu7 0.807104 # miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_miss_rate::total 0.807104 # miss rate for ReadReq accesses
system.cpu7.l1c.WriteReq_miss_rate::cpu7 0.953220 # miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_miss_rate::total 0.953220 # miss rate for WriteReq accesses
system.cpu7.l1c.demand_miss_rate::cpu7 0.857716 # miss rate for demand accesses
system.cpu7.l1c.demand_miss_rate::total 0.857716 # miss rate for demand accesses
system.cpu7.l1c.overall_miss_rate::cpu7 0.857716 # miss rate for overall accesses
system.cpu7.l1c.overall_miss_rate::total 0.857716 # miss rate for overall accesses
system.cpu7.l1c.ReadReq_avg_miss_latency::cpu7 36605.048631 # average ReadReq miss latency
system.cpu7.l1c.ReadReq_avg_miss_latency::total 36605.048631 # average ReadReq miss latency
system.cpu7.l1c.WriteReq_avg_miss_latency::cpu7 47022.961106 # average WriteReq miss latency
system.cpu7.l1c.WriteReq_avg_miss_latency::total 47022.961106 # average WriteReq miss latency
system.cpu7.l1c.demand_avg_miss_latency::cpu7 40615.429682 # average overall miss latency
system.cpu7.l1c.demand_avg_miss_latency::total 40615.429682 # average overall miss latency
system.cpu7.l1c.overall_avg_miss_latency::cpu7 40615.429682 # average overall miss latency
system.cpu7.l1c.overall_avg_miss_latency::total 40615.429682 # average overall miss latency
system.cpu7.l1c.blocked_cycles::no_mshrs 1430407 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.blocked::no_mshrs 67553 # number of cycles access was blocked
system.cpu7.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.avg_blocked_cycles::no_mshrs 21.174589 # average number of cycles each access was blocked
system.cpu7.l1c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu7.l1c.fast_writes 0 # number of fast writes performed
system.cpu7.l1c.cache_copies 0 # number of cache copies performed
system.cpu7.l1c.writebacks::writebacks 9844 # number of writebacks
system.cpu7.l1c.writebacks::total 9844 # number of writebacks
system.cpu7.l1c.ReadReq_mshr_misses::cpu7 36561 # number of ReadReq MSHR misses
system.cpu7.l1c.ReadReq_mshr_misses::total 36561 # number of ReadReq MSHR misses
system.cpu7.l1c.WriteReq_mshr_misses::cpu7 22883 # number of WriteReq MSHR misses
system.cpu7.l1c.WriteReq_mshr_misses::total 22883 # number of WriteReq MSHR misses
system.cpu7.l1c.demand_mshr_misses::cpu7 59444 # number of demand (read+write) MSHR misses
system.cpu7.l1c.demand_mshr_misses::total 59444 # number of demand (read+write) MSHR misses
system.cpu7.l1c.overall_mshr_misses::cpu7 59444 # number of overall MSHR misses
system.cpu7.l1c.overall_mshr_misses::total 59444 # number of overall MSHR misses
system.cpu7.l1c.ReadReq_mshr_miss_latency::cpu7 1265201183 # number of ReadReq MSHR miss cycles
system.cpu7.l1c.ReadReq_mshr_miss_latency::total 1265201183 # number of ReadReq MSHR miss cycles
system.cpu7.l1c.WriteReq_mshr_miss_latency::cpu7 1030262419 # number of WriteReq MSHR miss cycles
system.cpu7.l1c.WriteReq_mshr_miss_latency::total 1030262419 # number of WriteReq MSHR miss cycles
system.cpu7.l1c.demand_mshr_miss_latency::cpu7 2295463602 # number of demand (read+write) MSHR miss cycles
system.cpu7.l1c.demand_mshr_miss_latency::total 2295463602 # number of demand (read+write) MSHR miss cycles
system.cpu7.l1c.overall_mshr_miss_latency::cpu7 2295463602 # number of overall MSHR miss cycles
system.cpu7.l1c.overall_mshr_miss_latency::total 2295463602 # number of overall MSHR miss cycles
system.cpu7.l1c.ReadReq_mshr_uncacheable_latency::cpu7 718920000 # number of ReadReq MSHR uncacheable cycles
system.cpu7.l1c.ReadReq_mshr_uncacheable_latency::total 718920000 # number of ReadReq MSHR uncacheable cycles
system.cpu7.l1c.WriteReq_mshr_uncacheable_latency::cpu7 432823408 # number of WriteReq MSHR uncacheable cycles
system.cpu7.l1c.WriteReq_mshr_uncacheable_latency::total 432823408 # number of WriteReq MSHR uncacheable cycles
system.cpu7.l1c.overall_mshr_uncacheable_latency::cpu7 1151743408 # number of overall MSHR uncacheable cycles
system.cpu7.l1c.overall_mshr_uncacheable_latency::total 1151743408 # number of overall MSHR uncacheable cycles
system.cpu7.l1c.ReadReq_mshr_miss_rate::cpu7 0.807104 # mshr miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_mshr_miss_rate::total 0.807104 # mshr miss rate for ReadReq accesses
system.cpu7.l1c.WriteReq_mshr_miss_rate::cpu7 0.953220 # mshr miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_mshr_miss_rate::total 0.953220 # mshr miss rate for WriteReq accesses
system.cpu7.l1c.demand_mshr_miss_rate::cpu7 0.857716 # mshr miss rate for demand accesses
system.cpu7.l1c.demand_mshr_miss_rate::total 0.857716 # mshr miss rate for demand accesses
system.cpu7.l1c.overall_mshr_miss_rate::cpu7 0.857716 # mshr miss rate for overall accesses
system.cpu7.l1c.overall_mshr_miss_rate::total 0.857716 # mshr miss rate for overall accesses
system.cpu7.l1c.ReadReq_avg_mshr_miss_latency::cpu7 34605.212740 # average ReadReq mshr miss latency
system.cpu7.l1c.ReadReq_avg_mshr_miss_latency::total 34605.212740 # average ReadReq mshr miss latency
system.cpu7.l1c.WriteReq_avg_mshr_miss_latency::cpu7 45023.048508 # average WriteReq mshr miss latency
system.cpu7.l1c.WriteReq_avg_mshr_miss_latency::total 45023.048508 # average WriteReq mshr miss latency
system.cpu7.l1c.demand_avg_mshr_miss_latency::cpu7 38615.564262 # average overall mshr miss latency
system.cpu7.l1c.demand_avg_mshr_miss_latency::total 38615.564262 # average overall mshr miss latency
system.cpu7.l1c.overall_avg_mshr_miss_latency::cpu7 38615.564262 # average overall mshr miss latency
system.cpu7.l1c.overall_avg_mshr_miss_latency::total 38615.564262 # average overall mshr miss latency
system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency::cpu7 inf # average ReadReq mshr uncacheable latency
system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu7.l1c.WriteReq_avg_mshr_uncacheable_latency::cpu7 inf # average WriteReq mshr uncacheable latency
system.cpu7.l1c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu7.l1c.overall_avg_mshr_uncacheable_latency::cpu7 inf # average overall mshr uncacheable latency
system.cpu7.l1c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu7.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|