blob: 18987ac297730648be967bcf1d07d86d4406486e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.010000 # Number of seconds simulated
sim_ticks 10000000000 # Number of ticks simulated
final_tick 10000000000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_tick_rate 995173175 # Simulator tick rate (ticks/s)
host_mem_usage 1449604 # Number of bytes of host memory used
host_seconds 10.05 # Real time elapsed on the host
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::l0subsys0.tester0 2151552 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys0.tester1 2168960 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys1.tester0 2107520 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys1.tester1 2291904 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys2.tester0 2067776 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys2.tester1 2030080 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys3.tester0 2082688 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys3.tester1 1995392 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys4.tester0 2164544 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys4.tester1 2010944 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys5.tester0 2155328 # Number of bytes read from this memory
system.physmem.bytes_read::l0subsys5.tester1 2130240 # Number of bytes read from this memory
system.physmem.bytes_read::l2subsys0.tester 2177536 # Number of bytes read from this memory
system.physmem.bytes_read::total 27534464 # Number of bytes read from this memory
system.physmem.bytes_written::writebacks 9685696 # Number of bytes written to this memory
system.physmem.bytes_written::total 9685696 # Number of bytes written to this memory
system.physmem.num_reads::l0subsys0.tester0 33618 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys0.tester1 33890 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys1.tester0 32930 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys1.tester1 35811 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys2.tester0 32309 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys2.tester1 31720 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys3.tester0 32542 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys3.tester1 31178 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys4.tester0 33821 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys4.tester1 31421 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys5.tester0 33677 # Number of read requests responded to by this memory
system.physmem.num_reads::l0subsys5.tester1 33285 # Number of read requests responded to by this memory
system.physmem.num_reads::l2subsys0.tester 34024 # Number of read requests responded to by this memory
system.physmem.num_reads::total 430226 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 151339 # Number of write requests responded to by this memory
system.physmem.num_writes::total 151339 # Number of write requests responded to by this memory
system.physmem.bw_read::l0subsys0.tester0 215155200 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys0.tester1 216896000 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys1.tester0 210752000 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys1.tester1 229190400 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys2.tester0 206777600 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys2.tester1 203008000 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys3.tester0 208268800 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys3.tester1 199539200 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys4.tester0 216454400 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys4.tester1 201094400 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys5.tester0 215532800 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l0subsys5.tester1 213024000 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::l2subsys0.tester 217753600 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2753446400 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 968569600 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 968569600 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 968569600 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys0.tester0 215155200 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys0.tester1 216896000 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys1.tester0 210752000 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys1.tester1 229190400 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys2.tester0 206777600 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys2.tester1 203008000 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys3.tester0 208268800 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys3.tester1 199539200 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys4.tester0 216454400 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys4.tester1 201094400 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys5.tester0 215532800 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l0subsys5.tester1 213024000 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::l2subsys0.tester 217753600 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 3722016000 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 430231 # Number of read requests accepted
system.physmem.writeReqs 151339 # Number of write requests accepted
system.physmem.readBursts 430231 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 151339 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 27531200 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 3264 # Total number of bytes read from write queue
system.physmem.bytesWritten 9684288 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 27534784 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 9685696 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 51 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 26877 # Per bank write bursts
system.physmem.perBankRdBursts::1 26937 # Per bank write bursts
system.physmem.perBankRdBursts::2 26857 # Per bank write bursts
system.physmem.perBankRdBursts::3 26981 # Per bank write bursts
system.physmem.perBankRdBursts::4 26710 # Per bank write bursts
system.physmem.perBankRdBursts::5 26644 # Per bank write bursts
system.physmem.perBankRdBursts::6 26827 # Per bank write bursts
system.physmem.perBankRdBursts::7 26908 # Per bank write bursts
system.physmem.perBankRdBursts::8 26975 # Per bank write bursts
system.physmem.perBankRdBursts::9 26813 # Per bank write bursts
system.physmem.perBankRdBursts::10 27050 # Per bank write bursts
system.physmem.perBankRdBursts::11 26884 # Per bank write bursts
system.physmem.perBankRdBursts::12 26917 # Per bank write bursts
system.physmem.perBankRdBursts::13 26720 # Per bank write bursts
system.physmem.perBankRdBursts::14 26856 # Per bank write bursts
system.physmem.perBankRdBursts::15 27219 # Per bank write bursts
system.physmem.perBankWrBursts::0 9454 # Per bank write bursts
system.physmem.perBankWrBursts::1 9383 # Per bank write bursts
system.physmem.perBankWrBursts::2 9499 # Per bank write bursts
system.physmem.perBankWrBursts::3 9581 # Per bank write bursts
system.physmem.perBankWrBursts::4 9343 # Per bank write bursts
system.physmem.perBankWrBursts::5 9358 # Per bank write bursts
system.physmem.perBankWrBursts::6 9421 # Per bank write bursts
system.physmem.perBankWrBursts::7 9630 # Per bank write bursts
system.physmem.perBankWrBursts::8 9324 # Per bank write bursts
system.physmem.perBankWrBursts::9 9571 # Per bank write bursts
system.physmem.perBankWrBursts::10 9542 # Per bank write bursts
system.physmem.perBankWrBursts::11 9440 # Per bank write bursts
system.physmem.perBankWrBursts::12 9456 # Per bank write bursts
system.physmem.perBankWrBursts::13 9411 # Per bank write bursts
system.physmem.perBankWrBursts::14 9459 # Per bank write bursts
system.physmem.perBankWrBursts::15 9445 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 9999931000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 430231 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 151339 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 40581 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 84851 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 88171 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 66344 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 45057 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 31235 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 22114 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 15903 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 10888 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 7742 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 5414 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 3780 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 2518 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 1750 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 1229 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 881 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 583 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 395 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 271 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 184 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 106 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 67 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 50 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 35 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 13 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 9 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 6 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 27 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 37 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 2224 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4883 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 6853 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 8013 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 8815 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 9458 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 9950 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 10142 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 10187 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 10172 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 10193 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 10353 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 10425 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 10538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 10309 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 10107 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 1834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 1201 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 900 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 690 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 531 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 451 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 376 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 328 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 307 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 261 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 217 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 182 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 167 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 157 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 153 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 123 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 116 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 102 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 94 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 88 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 74 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 31 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 574593 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 64.767764 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 64.530995 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 7.164333 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 567789 98.82% 98.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 6802 1.18% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 1 0.00% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 1 0.00% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 574593 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 9452 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 45.511532 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 43.175305 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 49.584245 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-255 9449 99.97% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::256-511 2 0.02% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4608-4863 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 9452 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 9451 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.009311 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.008638 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 0.155730 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 9411 99.58% 99.58% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 8 0.08% 99.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 20 0.21% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 10 0.11% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 9451 # Writes before turning the bus around for reads
system.physmem.totQLat 23573477583 # Total ticks spent queuing
system.physmem.totMemAccLat 31639258833 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2150875000 # Total ticks spent in databus transfers
system.physmem.avgQLat 54799.10 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 4999.94 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 73548.88 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2753.12 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 968.43 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2753.48 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 968.57 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 29.07 # Data bus utilization in percentage
system.physmem.busUtilRead 21.51 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 7.57 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 3.99 # Average read queue length when enqueuing
system.physmem.avgWrQLen 26.91 # Average write queue length when enqueuing
system.physmem.readRowHits 2754 # Number of row buffer hits during reads
system.physmem.writeRowHits 4139 # Number of row buffer hits during writes
system.physmem.readRowHitRate 0.64 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 2.73 # Row buffer hit rate for writes
system.physmem.avgGap 17194.72 # Average gap between requests
system.physmem.pageHitRate 1.19 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 2169221040 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 1183602750 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1674394800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 490140720 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 652991040 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 6786500940 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 45612000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 13002463290 # Total energy per rank (pJ)
system.physmem_0.averagePower 1300.531796 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 39716528 # Time in different power states
system.physmem_0.memoryStateTime::REF 333840000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 9624262222 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 2173220280 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 1185784875 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1679862600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 489998160 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 652991040 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 6784084710 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 47754750 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 13013696415 # Total energy per rank (pJ)
system.physmem_1.averagePower 1301.650310 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 43432412 # Time in different power states
system.physmem_1.memoryStateTime::REF 333840000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 9620586338 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.l0subsys0.tester0.numPackets 67424 # Number of packets generated
system.l0subsys0.tester0.numRetries 2732 # Number of retries
system.l0subsys0.tester0.retryTicks 71787172 # Time spent waiting due to back-pressure (ticks)
system.l0subsys0.tester1.numPackets 67451 # Number of packets generated
system.l0subsys0.tester1.numRetries 2817 # Number of retries
system.l0subsys0.tester1.retryTicks 69161680 # Time spent waiting due to back-pressure (ticks)
system.l0subsys0.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter.
system.l0subsys0.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l0subsys0.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys0.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l0subsys0.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l0subsys0.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys0.xbar.trans_dist::ReadReq 86409 # Transaction distribution
system.l0subsys0.xbar.trans_dist::ReadResp 82049 # Transaction distribution
system.l0subsys0.xbar.trans_dist::ReadRespWithInvalidate 4359 # Transaction distribution
system.l0subsys0.xbar.trans_dist::WriteReq 48466 # Transaction distribution
system.l0subsys0.xbar.trans_dist::WriteResp 48465 # Transaction distribution
system.l0subsys0.xbar.trans_dist::WritebackDirty 24314 # Transaction distribution
system.l0subsys0.xbar.trans_dist::CleanEvict 58742 # Transaction distribution
system.l0subsys0.xbar.trans_dist::UpgradeReq 16073 # Transaction distribution
system.l0subsys0.xbar.trans_dist::ReadExReq 19288 # Transaction distribution
system.l0subsys0.xbar.trans_dist::ReadSharedReq 26254 # Transaction distribution
system.l0subsys0.xbar.pkt_count_system.l0subsys0.checkers0-master::system.l1subsys0.cache0.cpu_side 134847 # Packet count per connected master and slave (bytes)
system.l0subsys0.xbar.pkt_count_system.l0subsys0.checkers1-master::system.l1subsys0.cache0.cpu_side 134901 # Packet count per connected master and slave (bytes)
system.l0subsys0.xbar.pkt_count::total 269748 # Packet count per connected master and slave (bytes)
system.l0subsys0.xbar.pkt_size_system.l0subsys0.checkers0-master::system.l1subsys0.cache0.cpu_side 539392 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys0.xbar.pkt_size_system.l0subsys0.checkers1-master::system.l1subsys0.cache0.cpu_side 539600 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys0.xbar.pkt_size::total 1078992 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys0.xbar.snoops 144671 # Total snoops (count)
system.l0subsys0.xbar.snoop_fanout::samples 282356 # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::mean 0 # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::stdev 0 # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::0 282356 100.00% 100.00% # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::max_value 0 # Request fanout histogram
system.l0subsys0.xbar.snoop_fanout::total 282356 # Request fanout histogram
system.l0subsys0.xbar.reqLayer0.occupancy 255038046 # Layer occupancy (ticks)
system.l0subsys0.xbar.reqLayer0.utilization 2.6 # Layer utilization (%)
system.l0subsys0.xbar.respLayer0.occupancy 116989147 # Layer occupancy (ticks)
system.l0subsys0.xbar.respLayer0.utilization 1.2 # Layer utilization (%)
system.l0subsys0.xbar.respLayer1.occupancy 116411811 # Layer occupancy (ticks)
system.l0subsys0.xbar.respLayer1.utilization 1.2 # Layer utilization (%)
system.l0subsys1.tester0.numPackets 65180 # Number of packets generated
system.l0subsys1.tester0.numRetries 2851 # Number of retries
system.l0subsys1.tester0.retryTicks 74729692 # Time spent waiting due to back-pressure (ticks)
system.l0subsys1.tester1.numPackets 68174 # Number of packets generated
system.l0subsys1.tester1.numRetries 2790 # Number of retries
system.l0subsys1.tester1.retryTicks 74335880 # Time spent waiting due to back-pressure (ticks)
system.l0subsys1.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter.
system.l0subsys1.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l0subsys1.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys1.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l0subsys1.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l0subsys1.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys1.xbar.trans_dist::ReadReq 85972 # Transaction distribution
system.l0subsys1.xbar.trans_dist::ReadResp 82000 # Transaction distribution
system.l0subsys1.xbar.trans_dist::ReadRespWithInvalidate 3972 # Transaction distribution
system.l0subsys1.xbar.trans_dist::WriteReq 47382 # Transaction distribution
system.l0subsys1.xbar.trans_dist::WriteResp 47382 # Transaction distribution
system.l0subsys1.xbar.trans_dist::WritebackDirty 24686 # Transaction distribution
system.l0subsys1.xbar.trans_dist::CleanEvict 59276 # Transaction distribution
system.l0subsys1.xbar.trans_dist::UpgradeReq 14812 # Transaction distribution
system.l0subsys1.xbar.trans_dist::ReadExReq 17637 # Transaction distribution
system.l0subsys1.xbar.trans_dist::ReadSharedReq 23647 # Transaction distribution
system.l0subsys1.xbar.pkt_count_system.l0subsys1.checkers0-master::system.l1subsys0.cache1.cpu_side 130360 # Packet count per connected master and slave (bytes)
system.l0subsys1.xbar.pkt_count_system.l0subsys1.checkers1-master::system.l1subsys0.cache1.cpu_side 136348 # Packet count per connected master and slave (bytes)
system.l0subsys1.xbar.pkt_count::total 266708 # Packet count per connected master and slave (bytes)
system.l0subsys1.xbar.pkt_size_system.l0subsys1.checkers0-master::system.l1subsys0.cache1.cpu_side 521440 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys1.xbar.pkt_size_system.l0subsys1.checkers1-master::system.l1subsys0.cache1.cpu_side 545392 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys1.xbar.pkt_size::total 1066832 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys1.xbar.snoops 140058 # Total snoops (count)
system.l0subsys1.xbar.snoop_fanout::samples 276384 # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::mean 0 # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::stdev 0 # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::0 276384 100.00% 100.00% # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::max_value 0 # Request fanout histogram
system.l0subsys1.xbar.snoop_fanout::total 276384 # Request fanout histogram
system.l0subsys1.xbar.reqLayer0.occupancy 252009041 # Layer occupancy (ticks)
system.l0subsys1.xbar.reqLayer0.utilization 2.5 # Layer utilization (%)
system.l0subsys1.xbar.respLayer0.occupancy 113396564 # Layer occupancy (ticks)
system.l0subsys1.xbar.respLayer0.utilization 1.1 # Layer utilization (%)
system.l0subsys1.xbar.respLayer1.occupancy 118377078 # Layer occupancy (ticks)
system.l0subsys1.xbar.respLayer1.utilization 1.2 # Layer utilization (%)
system.l0subsys2.tester0.numPackets 65223 # Number of packets generated
system.l0subsys2.tester0.numRetries 2584 # Number of retries
system.l0subsys2.tester0.retryTicks 64900705 # Time spent waiting due to back-pressure (ticks)
system.l0subsys2.tester1.numPackets 65256 # Number of packets generated
system.l0subsys2.tester1.numRetries 2558 # Number of retries
system.l0subsys2.tester1.retryTicks 64249844 # Time spent waiting due to back-pressure (ticks)
system.l0subsys2.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter.
system.l0subsys2.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l0subsys2.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys2.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l0subsys2.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l0subsys2.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys2.xbar.trans_dist::ReadReq 84127 # Transaction distribution
system.l0subsys2.xbar.trans_dist::ReadResp 80122 # Transaction distribution
system.l0subsys2.xbar.trans_dist::ReadRespWithInvalidate 4004 # Transaction distribution
system.l0subsys2.xbar.trans_dist::WriteReq 46352 # Transaction distribution
system.l0subsys2.xbar.trans_dist::WriteResp 46352 # Transaction distribution
system.l0subsys2.xbar.trans_dist::WritebackDirty 22898 # Transaction distribution
system.l0subsys2.xbar.trans_dist::CleanEvict 55455 # Transaction distribution
system.l0subsys2.xbar.trans_dist::UpgradeReq 15512 # Transaction distribution
system.l0subsys2.xbar.trans_dist::ReadExReq 18753 # Transaction distribution
system.l0subsys2.xbar.trans_dist::ReadSharedReq 25514 # Transaction distribution
system.l0subsys2.xbar.pkt_count_system.l0subsys2.checkers0-master::system.l1subsys1.cache0.cpu_side 130445 # Packet count per connected master and slave (bytes)
system.l0subsys2.xbar.pkt_count_system.l0subsys2.checkers1-master::system.l1subsys1.cache0.cpu_side 130512 # Packet count per connected master and slave (bytes)
system.l0subsys2.xbar.pkt_count::total 260957 # Packet count per connected master and slave (bytes)
system.l0subsys2.xbar.pkt_size_system.l0subsys2.checkers0-master::system.l1subsys1.cache0.cpu_side 521776 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys2.xbar.pkt_size_system.l0subsys2.checkers1-master::system.l1subsys1.cache0.cpu_side 522048 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys2.xbar.pkt_size::total 1043824 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys2.xbar.snoops 138132 # Total snoops (count)
system.l0subsys2.xbar.snoop_fanout::samples 271270 # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::mean 0 # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::stdev 0 # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::0 271270 100.00% 100.00% # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::max_value 0 # Request fanout histogram
system.l0subsys2.xbar.snoop_fanout::total 271270 # Request fanout histogram
system.l0subsys2.xbar.reqLayer0.occupancy 246097783 # Layer occupancy (ticks)
system.l0subsys2.xbar.reqLayer0.utilization 2.5 # Layer utilization (%)
system.l0subsys2.xbar.respLayer0.occupancy 113755357 # Layer occupancy (ticks)
system.l0subsys2.xbar.respLayer0.utilization 1.1 # Layer utilization (%)
system.l0subsys2.xbar.respLayer1.occupancy 113314488 # Layer occupancy (ticks)
system.l0subsys2.xbar.respLayer1.utilization 1.1 # Layer utilization (%)
system.l0subsys3.tester0.numPackets 66015 # Number of packets generated
system.l0subsys3.tester0.numRetries 2474 # Number of retries
system.l0subsys3.tester0.retryTicks 61325178 # Time spent waiting due to back-pressure (ticks)
system.l0subsys3.tester1.numPackets 63774 # Number of packets generated
system.l0subsys3.tester1.numRetries 2406 # Number of retries
system.l0subsys3.tester1.retryTicks 60532485 # Time spent waiting due to back-pressure (ticks)
system.l0subsys3.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter.
system.l0subsys3.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l0subsys3.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys3.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l0subsys3.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l0subsys3.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys3.xbar.trans_dist::ReadReq 83355 # Transaction distribution
system.l0subsys3.xbar.trans_dist::ReadResp 78973 # Transaction distribution
system.l0subsys3.xbar.trans_dist::ReadRespWithInvalidate 4382 # Transaction distribution
system.l0subsys3.xbar.trans_dist::WriteReq 46434 # Transaction distribution
system.l0subsys3.xbar.trans_dist::WriteResp 46434 # Transaction distribution
system.l0subsys3.xbar.trans_dist::WritebackDirty 22791 # Transaction distribution
system.l0subsys3.xbar.trans_dist::CleanEvict 55545 # Transaction distribution
system.l0subsys3.xbar.trans_dist::UpgradeReq 16499 # Transaction distribution
system.l0subsys3.xbar.trans_dist::ReadExReq 19577 # Transaction distribution
system.l0subsys3.xbar.trans_dist::ReadSharedReq 26175 # Transaction distribution
system.l0subsys3.xbar.pkt_count_system.l0subsys3.checkers0-master::system.l1subsys1.cache1.cpu_side 132030 # Packet count per connected master and slave (bytes)
system.l0subsys3.xbar.pkt_count_system.l0subsys3.checkers1-master::system.l1subsys1.cache1.cpu_side 127548 # Packet count per connected master and slave (bytes)
system.l0subsys3.xbar.pkt_count::total 259578 # Packet count per connected master and slave (bytes)
system.l0subsys3.xbar.pkt_size_system.l0subsys3.checkers0-master::system.l1subsys1.cache1.cpu_side 528120 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys3.xbar.pkt_size_system.l0subsys3.checkers1-master::system.l1subsys1.cache1.cpu_side 510192 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys3.xbar.pkt_size::total 1038312 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys3.xbar.snoops 140587 # Total snoops (count)
system.l0subsys3.xbar.snoop_fanout::samples 272839 # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::mean 0 # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::stdev 0 # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::0 272839 100.00% 100.00% # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::max_value 0 # Request fanout histogram
system.l0subsys3.xbar.snoop_fanout::total 272839 # Request fanout histogram
system.l0subsys3.xbar.reqLayer0.occupancy 244629226 # Layer occupancy (ticks)
system.l0subsys3.xbar.reqLayer0.utilization 2.4 # Layer utilization (%)
system.l0subsys3.xbar.respLayer0.occupancy 114100947 # Layer occupancy (ticks)
system.l0subsys3.xbar.respLayer0.utilization 1.1 # Layer utilization (%)
system.l0subsys3.xbar.respLayer1.occupancy 110374985 # Layer occupancy (ticks)
system.l0subsys3.xbar.respLayer1.utilization 1.1 # Layer utilization (%)
system.l0subsys4.tester0.numPackets 67184 # Number of packets generated
system.l0subsys4.tester0.numRetries 2523 # Number of retries
system.l0subsys4.tester0.retryTicks 66430147 # Time spent waiting due to back-pressure (ticks)
system.l0subsys4.tester1.numPackets 65756 # Number of packets generated
system.l0subsys4.tester1.numRetries 2580 # Number of retries
system.l0subsys4.tester1.retryTicks 67683660 # Time spent waiting due to back-pressure (ticks)
system.l0subsys4.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter.
system.l0subsys4.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l0subsys4.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys4.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l0subsys4.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l0subsys4.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys4.xbar.trans_dist::ReadReq 85507 # Transaction distribution
system.l0subsys4.xbar.trans_dist::ReadResp 81442 # Transaction distribution
system.l0subsys4.xbar.trans_dist::ReadRespWithInvalidate 4064 # Transaction distribution
system.l0subsys4.xbar.trans_dist::WriteReq 47433 # Transaction distribution
system.l0subsys4.xbar.trans_dist::WriteResp 47433 # Transaction distribution
system.l0subsys4.xbar.trans_dist::WritebackDirty 23550 # Transaction distribution
system.l0subsys4.xbar.trans_dist::CleanEvict 56716 # Transaction distribution
system.l0subsys4.xbar.trans_dist::UpgradeReq 15634 # Transaction distribution
system.l0subsys4.xbar.trans_dist::ReadExReq 17863 # Transaction distribution
system.l0subsys4.xbar.trans_dist::ReadSharedReq 24215 # Transaction distribution
system.l0subsys4.xbar.pkt_count_system.l0subsys4.checkers0-master::system.l1subsys2.cache0.cpu_side 134368 # Packet count per connected master and slave (bytes)
system.l0subsys4.xbar.pkt_count_system.l0subsys4.checkers1-master::system.l1subsys2.cache0.cpu_side 131511 # Packet count per connected master and slave (bytes)
system.l0subsys4.xbar.pkt_count::total 265879 # Packet count per connected master and slave (bytes)
system.l0subsys4.xbar.pkt_size_system.l0subsys4.checkers0-master::system.l1subsys2.cache0.cpu_side 537472 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys4.xbar.pkt_size_system.l0subsys4.checkers1-master::system.l1subsys2.cache0.cpu_side 526040 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys4.xbar.pkt_size::total 1063512 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys4.xbar.snoops 137978 # Total snoops (count)
system.l0subsys4.xbar.snoop_fanout::samples 273585 # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::mean 0 # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::stdev 0 # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::0 273585 100.00% 100.00% # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::max_value 0 # Request fanout histogram
system.l0subsys4.xbar.snoop_fanout::total 273585 # Request fanout histogram
system.l0subsys4.xbar.reqLayer0.occupancy 250950593 # Layer occupancy (ticks)
system.l0subsys4.xbar.reqLayer0.utilization 2.5 # Layer utilization (%)
system.l0subsys4.xbar.respLayer0.occupancy 116964811 # Layer occupancy (ticks)
system.l0subsys4.xbar.respLayer0.utilization 1.2 # Layer utilization (%)
system.l0subsys4.xbar.respLayer1.occupancy 114597175 # Layer occupancy (ticks)
system.l0subsys4.xbar.respLayer1.utilization 1.1 # Layer utilization (%)
system.l0subsys5.tester0.numPackets 67119 # Number of packets generated
system.l0subsys5.tester0.numRetries 2560 # Number of retries
system.l0subsys5.tester0.retryTicks 65403498 # Time spent waiting due to back-pressure (ticks)
system.l0subsys5.tester1.numPackets 65308 # Number of packets generated
system.l0subsys5.tester1.numRetries 2642 # Number of retries
system.l0subsys5.tester1.retryTicks 65659220 # Time spent waiting due to back-pressure (ticks)
system.l0subsys5.xbar.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter.
system.l0subsys5.xbar.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l0subsys5.xbar.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys5.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l0subsys5.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l0subsys5.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l0subsys5.xbar.trans_dist::ReadReq 85511 # Transaction distribution
system.l0subsys5.xbar.trans_dist::ReadResp 81276 # Transaction distribution
system.l0subsys5.xbar.trans_dist::ReadRespWithInvalidate 4233 # Transaction distribution
system.l0subsys5.xbar.trans_dist::WriteReq 46916 # Transaction distribution
system.l0subsys5.xbar.trans_dist::WriteResp 46916 # Transaction distribution
system.l0subsys5.xbar.trans_dist::WritebackDirty 23832 # Transaction distribution
system.l0subsys5.xbar.trans_dist::CleanEvict 57742 # Transaction distribution
system.l0subsys5.xbar.trans_dist::UpgradeReq 16247 # Transaction distribution
system.l0subsys5.xbar.trans_dist::ReadExReq 18726 # Transaction distribution
system.l0subsys5.xbar.trans_dist::ReadSharedReq 25287 # Transaction distribution
system.l0subsys5.xbar.pkt_count_system.l0subsys5.checkers0-master::system.l1subsys2.cache1.cpu_side 134237 # Packet count per connected master and slave (bytes)
system.l0subsys5.xbar.pkt_count_system.l0subsys5.checkers1-master::system.l1subsys2.cache1.cpu_side 130615 # Packet count per connected master and slave (bytes)
system.l0subsys5.xbar.pkt_count::total 264852 # Packet count per connected master and slave (bytes)
system.l0subsys5.xbar.pkt_size_system.l0subsys5.checkers0-master::system.l1subsys2.cache1.cpu_side 536944 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys5.xbar.pkt_size_system.l0subsys5.checkers1-master::system.l1subsys2.cache1.cpu_side 522456 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys5.xbar.pkt_size::total 1059400 # Cumulative packet size per connected master and slave (bytes)
system.l0subsys5.xbar.snoops 141834 # Total snoops (count)
system.l0subsys5.xbar.snoop_fanout::samples 276831 # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::mean 0 # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::stdev 0 # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::0 276831 100.00% 100.00% # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::max_value 0 # Request fanout histogram
system.l0subsys5.xbar.snoop_fanout::total 276831 # Request fanout histogram
system.l0subsys5.xbar.reqLayer0.occupancy 249400901 # Layer occupancy (ticks)
system.l0subsys5.xbar.reqLayer0.utilization 2.5 # Layer utilization (%)
system.l0subsys5.xbar.respLayer0.occupancy 116426882 # Layer occupancy (ticks)
system.l0subsys5.xbar.respLayer0.utilization 1.2 # Layer utilization (%)
system.l0subsys5.xbar.respLayer1.occupancy 112976792 # Layer occupancy (ticks)
system.l0subsys5.xbar.respLayer1.utilization 1.1 # Layer utilization (%)
system.l1subsys0.cache0.tags.replacements 67551 # number of replacements
system.l1subsys0.cache0.tags.tagsinuse 502.758409 # Cycle average of tags in use
system.l1subsys0.cache0.tags.total_refs 31003 # Total number of references to valid blocks.
system.l1subsys0.cache0.tags.sampled_refs 68058 # Sample count of references to valid blocks.
system.l1subsys0.cache0.tags.avg_refs 0.455538 # Average number of references to valid blocks.
system.l1subsys0.cache0.tags.warmup_cycle 710764000 # Cycle when the warmup percentage was hit.
system.l1subsys0.cache0.tags.occ_blocks::l0subsys0.tester0 249.937583 # Average occupied blocks per requestor
system.l1subsys0.cache0.tags.occ_blocks::l0subsys0.tester1 252.820826 # Average occupied blocks per requestor
system.l1subsys0.cache0.tags.occ_percent::l0subsys0.tester0 0.488159 # Average percentage of cache occupancy
system.l1subsys0.cache0.tags.occ_percent::l0subsys0.tester1 0.493791 # Average percentage of cache occupancy
system.l1subsys0.cache0.tags.occ_percent::total 0.981950 # Average percentage of cache occupancy
system.l1subsys0.cache0.tags.occ_task_id_blocks::1024 507 # Occupied blocks per task id
system.l1subsys0.cache0.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id
system.l1subsys0.cache0.tags.age_task_id_blocks_1024::1 339 # Occupied blocks per task id
system.l1subsys0.cache0.tags.age_task_id_blocks_1024::2 63 # Occupied blocks per task id
system.l1subsys0.cache0.tags.occ_task_id_percent::1024 0.990234 # Percentage of cache occupancy per task id
system.l1subsys0.cache0.tags.tag_accesses 641417 # Number of tag accesses
system.l1subsys0.cache0.tags.data_accesses 641417 # Number of data accesses
system.l1subsys0.cache0.ReadReq_hits::l0subsys0.tester0 9938 # number of ReadReq hits
system.l1subsys0.cache0.ReadReq_hits::l0subsys0.tester1 9361 # number of ReadReq hits
system.l1subsys0.cache0.ReadReq_hits::total 19299 # number of ReadReq hits
system.l1subsys0.cache0.WriteReq_hits::l0subsys0.tester0 1368 # number of WriteReq hits
system.l1subsys0.cache0.WriteReq_hits::l0subsys0.tester1 1240 # number of WriteReq hits
system.l1subsys0.cache0.WriteReq_hits::total 2608 # number of WriteReq hits
system.l1subsys0.cache0.demand_hits::l0subsys0.tester0 11306 # number of demand (read+write) hits
system.l1subsys0.cache0.demand_hits::l0subsys0.tester1 10601 # number of demand (read+write) hits
system.l1subsys0.cache0.demand_hits::total 21907 # number of demand (read+write) hits
system.l1subsys0.cache0.overall_hits::l0subsys0.tester0 11306 # number of overall hits
system.l1subsys0.cache0.overall_hits::l0subsys0.tester1 10601 # number of overall hits
system.l1subsys0.cache0.overall_hits::total 21907 # number of overall hits
system.l1subsys0.cache0.ReadReq_misses::l0subsys0.tester0 33357 # number of ReadReq misses
system.l1subsys0.cache0.ReadReq_misses::l0subsys0.tester1 33753 # number of ReadReq misses
system.l1subsys0.cache0.ReadReq_misses::total 67110 # number of ReadReq misses
system.l1subsys0.cache0.WriteReq_misses::l0subsys0.tester0 22761 # number of WriteReq misses
system.l1subsys0.cache0.WriteReq_misses::l0subsys0.tester1 23097 # number of WriteReq misses
system.l1subsys0.cache0.WriteReq_misses::total 45858 # number of WriteReq misses
system.l1subsys0.cache0.demand_misses::l0subsys0.tester0 56118 # number of demand (read+write) misses
system.l1subsys0.cache0.demand_misses::l0subsys0.tester1 56850 # number of demand (read+write) misses
system.l1subsys0.cache0.demand_misses::total 112968 # number of demand (read+write) misses
system.l1subsys0.cache0.overall_misses::l0subsys0.tester0 56118 # number of overall misses
system.l1subsys0.cache0.overall_misses::l0subsys0.tester1 56850 # number of overall misses
system.l1subsys0.cache0.overall_misses::total 112968 # number of overall misses
system.l1subsys0.cache0.ReadReq_miss_latency::l0subsys0.tester0 3073108727 # number of ReadReq miss cycles
system.l1subsys0.cache0.ReadReq_miss_latency::l0subsys0.tester1 3087222111 # number of ReadReq miss cycles
system.l1subsys0.cache0.ReadReq_miss_latency::total 6160330838 # number of ReadReq miss cycles
system.l1subsys0.cache0.WriteReq_miss_latency::l0subsys0.tester0 1908688077 # number of WriteReq miss cycles
system.l1subsys0.cache0.WriteReq_miss_latency::l0subsys0.tester1 1921428264 # number of WriteReq miss cycles
system.l1subsys0.cache0.WriteReq_miss_latency::total 3830116341 # number of WriteReq miss cycles
system.l1subsys0.cache0.demand_miss_latency::l0subsys0.tester0 4981796804 # number of demand (read+write) miss cycles
system.l1subsys0.cache0.demand_miss_latency::l0subsys0.tester1 5008650375 # number of demand (read+write) miss cycles
system.l1subsys0.cache0.demand_miss_latency::total 9990447179 # number of demand (read+write) miss cycles
system.l1subsys0.cache0.overall_miss_latency::l0subsys0.tester0 4981796804 # number of overall miss cycles
system.l1subsys0.cache0.overall_miss_latency::l0subsys0.tester1 5008650375 # number of overall miss cycles
system.l1subsys0.cache0.overall_miss_latency::total 9990447179 # number of overall miss cycles
system.l1subsys0.cache0.ReadReq_accesses::l0subsys0.tester0 43295 # number of ReadReq accesses(hits+misses)
system.l1subsys0.cache0.ReadReq_accesses::l0subsys0.tester1 43114 # number of ReadReq accesses(hits+misses)
system.l1subsys0.cache0.ReadReq_accesses::total 86409 # number of ReadReq accesses(hits+misses)
system.l1subsys0.cache0.WriteReq_accesses::l0subsys0.tester0 24129 # number of WriteReq accesses(hits+misses)
system.l1subsys0.cache0.WriteReq_accesses::l0subsys0.tester1 24337 # number of WriteReq accesses(hits+misses)
system.l1subsys0.cache0.WriteReq_accesses::total 48466 # number of WriteReq accesses(hits+misses)
system.l1subsys0.cache0.demand_accesses::l0subsys0.tester0 67424 # number of demand (read+write) accesses
system.l1subsys0.cache0.demand_accesses::l0subsys0.tester1 67451 # number of demand (read+write) accesses
system.l1subsys0.cache0.demand_accesses::total 134875 # number of demand (read+write) accesses
system.l1subsys0.cache0.overall_accesses::l0subsys0.tester0 67424 # number of overall (read+write) accesses
system.l1subsys0.cache0.overall_accesses::l0subsys0.tester1 67451 # number of overall (read+write) accesses
system.l1subsys0.cache0.overall_accesses::total 134875 # number of overall (read+write) accesses
system.l1subsys0.cache0.ReadReq_miss_rate::l0subsys0.tester0 0.770458 # miss rate for ReadReq accesses
system.l1subsys0.cache0.ReadReq_miss_rate::l0subsys0.tester1 0.782878 # miss rate for ReadReq accesses
system.l1subsys0.cache0.ReadReq_miss_rate::total 0.776655 # miss rate for ReadReq accesses
system.l1subsys0.cache0.WriteReq_miss_rate::l0subsys0.tester0 0.943305 # miss rate for WriteReq accesses
system.l1subsys0.cache0.WriteReq_miss_rate::l0subsys0.tester1 0.949049 # miss rate for WriteReq accesses
system.l1subsys0.cache0.WriteReq_miss_rate::total 0.946189 # miss rate for WriteReq accesses
system.l1subsys0.cache0.demand_miss_rate::l0subsys0.tester0 0.832315 # miss rate for demand accesses
system.l1subsys0.cache0.demand_miss_rate::l0subsys0.tester1 0.842834 # miss rate for demand accesses
system.l1subsys0.cache0.demand_miss_rate::total 0.837576 # miss rate for demand accesses
system.l1subsys0.cache0.overall_miss_rate::l0subsys0.tester0 0.832315 # miss rate for overall accesses
system.l1subsys0.cache0.overall_miss_rate::l0subsys0.tester1 0.842834 # miss rate for overall accesses
system.l1subsys0.cache0.overall_miss_rate::total 0.837576 # miss rate for overall accesses
system.l1subsys0.cache0.ReadReq_avg_miss_latency::l0subsys0.tester0 92127.851036 # average ReadReq miss latency
system.l1subsys0.cache0.ReadReq_avg_miss_latency::l0subsys0.tester1 91465.117501 # average ReadReq miss latency
system.l1subsys0.cache0.ReadReq_avg_miss_latency::total 91794.528952 # average ReadReq miss latency
system.l1subsys0.cache0.WriteReq_avg_miss_latency::l0subsys0.tester0 83857.830368 # average WriteReq miss latency
system.l1subsys0.cache0.WriteReq_avg_miss_latency::l0subsys0.tester1 83189.516561 # average WriteReq miss latency
system.l1subsys0.cache0.WriteReq_avg_miss_latency::total 83521.225108 # average WriteReq miss latency
system.l1subsys0.cache0.demand_avg_miss_latency::l0subsys0.tester0 88773.598560 # average overall miss latency
system.l1subsys0.cache0.demand_avg_miss_latency::l0subsys0.tester1 88102.908971 # average overall miss latency
system.l1subsys0.cache0.demand_avg_miss_latency::total 88436.080828 # average overall miss latency
system.l1subsys0.cache0.overall_avg_miss_latency::l0subsys0.tester0 88773.598560 # average overall miss latency
system.l1subsys0.cache0.overall_avg_miss_latency::l0subsys0.tester1 88102.908971 # average overall miss latency
system.l1subsys0.cache0.overall_avg_miss_latency::total 88436.080828 # average overall miss latency
system.l1subsys0.cache0.blocked_cycles::no_mshrs 271859 # number of cycles access was blocked
system.l1subsys0.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l1subsys0.cache0.blocked::no_mshrs 8472 # number of cycles access was blocked
system.l1subsys0.cache0.blocked::no_targets 0 # number of cycles access was blocked
system.l1subsys0.cache0.avg_blocked_cycles::no_mshrs 32.089117 # average number of cycles each access was blocked
system.l1subsys0.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l1subsys0.cache0.writebacks::writebacks 24312 # number of writebacks
system.l1subsys0.cache0.writebacks::total 24312 # number of writebacks
system.l1subsys0.cache0.ReadReq_mshr_hits::l0subsys0.tester0 1310 # number of ReadReq MSHR hits
system.l1subsys0.cache0.ReadReq_mshr_hits::l0subsys0.tester1 1307 # number of ReadReq MSHR hits
system.l1subsys0.cache0.ReadReq_mshr_hits::total 2617 # number of ReadReq MSHR hits
system.l1subsys0.cache0.WriteReq_mshr_hits::l0subsys0.tester0 720 # number of WriteReq MSHR hits
system.l1subsys0.cache0.WriteReq_mshr_hits::l0subsys0.tester1 761 # number of WriteReq MSHR hits
system.l1subsys0.cache0.WriteReq_mshr_hits::total 1481 # number of WriteReq MSHR hits
system.l1subsys0.cache0.demand_mshr_hits::l0subsys0.tester0 2030 # number of demand (read+write) MSHR hits
system.l1subsys0.cache0.demand_mshr_hits::l0subsys0.tester1 2068 # number of demand (read+write) MSHR hits
system.l1subsys0.cache0.demand_mshr_hits::total 4098 # number of demand (read+write) MSHR hits
system.l1subsys0.cache0.overall_mshr_hits::l0subsys0.tester0 2030 # number of overall MSHR hits
system.l1subsys0.cache0.overall_mshr_hits::l0subsys0.tester1 2068 # number of overall MSHR hits
system.l1subsys0.cache0.overall_mshr_hits::total 4098 # number of overall MSHR hits
system.l1subsys0.cache0.ReadReq_mshr_misses::l0subsys0.tester0 32047 # number of ReadReq MSHR misses
system.l1subsys0.cache0.ReadReq_mshr_misses::l0subsys0.tester1 32446 # number of ReadReq MSHR misses
system.l1subsys0.cache0.ReadReq_mshr_misses::total 64493 # number of ReadReq MSHR misses
system.l1subsys0.cache0.WriteReq_mshr_misses::l0subsys0.tester0 22041 # number of WriteReq MSHR misses
system.l1subsys0.cache0.WriteReq_mshr_misses::l0subsys0.tester1 22336 # number of WriteReq MSHR misses
system.l1subsys0.cache0.WriteReq_mshr_misses::total 44377 # number of WriteReq MSHR misses
system.l1subsys0.cache0.demand_mshr_misses::l0subsys0.tester0 54088 # number of demand (read+write) MSHR misses
system.l1subsys0.cache0.demand_mshr_misses::l0subsys0.tester1 54782 # number of demand (read+write) MSHR misses
system.l1subsys0.cache0.demand_mshr_misses::total 108870 # number of demand (read+write) MSHR misses
system.l1subsys0.cache0.overall_mshr_misses::l0subsys0.tester0 54088 # number of overall MSHR misses
system.l1subsys0.cache0.overall_mshr_misses::l0subsys0.tester1 54782 # number of overall MSHR misses
system.l1subsys0.cache0.overall_mshr_misses::total 108870 # number of overall MSHR misses
system.l1subsys0.cache0.ReadReq_mshr_miss_latency::l0subsys0.tester0 3011177002 # number of ReadReq MSHR miss cycles
system.l1subsys0.cache0.ReadReq_mshr_miss_latency::l0subsys0.tester1 3025731013 # number of ReadReq MSHR miss cycles
system.l1subsys0.cache0.ReadReq_mshr_miss_latency::total 6036908015 # number of ReadReq MSHR miss cycles
system.l1subsys0.cache0.WriteReq_mshr_miss_latency::l0subsys0.tester0 1877689400 # number of WriteReq MSHR miss cycles
system.l1subsys0.cache0.WriteReq_mshr_miss_latency::l0subsys0.tester1 1889694563 # number of WriteReq MSHR miss cycles
system.l1subsys0.cache0.WriteReq_mshr_miss_latency::total 3767383963 # number of WriteReq MSHR miss cycles
system.l1subsys0.cache0.demand_mshr_miss_latency::l0subsys0.tester0 4888866402 # number of demand (read+write) MSHR miss cycles
system.l1subsys0.cache0.demand_mshr_miss_latency::l0subsys0.tester1 4915425576 # number of demand (read+write) MSHR miss cycles
system.l1subsys0.cache0.demand_mshr_miss_latency::total 9804291978 # number of demand (read+write) MSHR miss cycles
system.l1subsys0.cache0.overall_mshr_miss_latency::l0subsys0.tester0 4888866402 # number of overall MSHR miss cycles
system.l1subsys0.cache0.overall_mshr_miss_latency::l0subsys0.tester1 4915425576 # number of overall MSHR miss cycles
system.l1subsys0.cache0.overall_mshr_miss_latency::total 9804291978 # number of overall MSHR miss cycles
system.l1subsys0.cache0.ReadReq_mshr_miss_rate::l0subsys0.tester0 0.740201 # mshr miss rate for ReadReq accesses
system.l1subsys0.cache0.ReadReq_mshr_miss_rate::l0subsys0.tester1 0.752563 # mshr miss rate for ReadReq accesses
system.l1subsys0.cache0.ReadReq_mshr_miss_rate::total 0.746369 # mshr miss rate for ReadReq accesses
system.l1subsys0.cache0.WriteReq_mshr_miss_rate::l0subsys0.tester0 0.913465 # mshr miss rate for WriteReq accesses
system.l1subsys0.cache0.WriteReq_mshr_miss_rate::l0subsys0.tester1 0.917780 # mshr miss rate for WriteReq accesses
system.l1subsys0.cache0.WriteReq_mshr_miss_rate::total 0.915632 # mshr miss rate for WriteReq accesses
system.l1subsys0.cache0.demand_mshr_miss_rate::l0subsys0.tester0 0.802207 # mshr miss rate for demand accesses
system.l1subsys0.cache0.demand_mshr_miss_rate::l0subsys0.tester1 0.812175 # mshr miss rate for demand accesses
system.l1subsys0.cache0.demand_mshr_miss_rate::total 0.807192 # mshr miss rate for demand accesses
system.l1subsys0.cache0.overall_mshr_miss_rate::l0subsys0.tester0 0.802207 # mshr miss rate for overall accesses
system.l1subsys0.cache0.overall_mshr_miss_rate::l0subsys0.tester1 0.812175 # mshr miss rate for overall accesses
system.l1subsys0.cache0.overall_mshr_miss_rate::total 0.807192 # mshr miss rate for overall accesses
system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::l0subsys0.tester0 93961.275689 # average ReadReq mshr miss latency
system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::l0subsys0.tester1 93254.361493 # average ReadReq mshr miss latency
system.l1subsys0.cache0.ReadReq_avg_mshr_miss_latency::total 93605.631852 # average ReadReq mshr miss latency
system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::l0subsys0.tester0 85190.753596 # average WriteReq mshr miss latency
system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::l0subsys0.tester1 84603.087527 # average WriteReq mshr miss latency
system.l1subsys0.cache0.WriteReq_avg_mshr_miss_latency::total 84894.967280 # average WriteReq mshr miss latency
system.l1subsys0.cache0.demand_avg_mshr_miss_latency::l0subsys0.tester0 90387.265234 # average overall mshr miss latency
system.l1subsys0.cache0.demand_avg_mshr_miss_latency::l0subsys0.tester1 89727.019386 # average overall mshr miss latency
system.l1subsys0.cache0.demand_avg_mshr_miss_latency::total 90055.037917 # average overall mshr miss latency
system.l1subsys0.cache0.overall_avg_mshr_miss_latency::l0subsys0.tester0 90387.265234 # average overall mshr miss latency
system.l1subsys0.cache0.overall_avg_mshr_miss_latency::l0subsys0.tester1 89727.019386 # average overall mshr miss latency
system.l1subsys0.cache0.overall_avg_mshr_miss_latency::total 90055.037917 # average overall mshr miss latency
system.l1subsys0.cache1.tags.replacements 68848 # number of replacements
system.l1subsys0.cache1.tags.tagsinuse 504.594743 # Cycle average of tags in use
system.l1subsys0.cache1.tags.total_refs 31105 # Total number of references to valid blocks.
system.l1subsys0.cache1.tags.sampled_refs 69348 # Sample count of references to valid blocks.
system.l1subsys0.cache1.tags.avg_refs 0.448535 # Average number of references to valid blocks.
system.l1subsys0.cache1.tags.warmup_cycle 229896000 # Cycle when the warmup percentage was hit.
system.l1subsys0.cache1.tags.occ_blocks::l0subsys1.tester0 242.878191 # Average occupied blocks per requestor
system.l1subsys0.cache1.tags.occ_blocks::l0subsys1.tester1 261.716552 # Average occupied blocks per requestor
system.l1subsys0.cache1.tags.occ_percent::l0subsys1.tester0 0.474371 # Average percentage of cache occupancy
system.l1subsys0.cache1.tags.occ_percent::l0subsys1.tester1 0.511165 # Average percentage of cache occupancy
system.l1subsys0.cache1.tags.occ_percent::total 0.985537 # Average percentage of cache occupancy
system.l1subsys0.cache1.tags.occ_task_id_blocks::1024 500 # Occupied blocks per task id
system.l1subsys0.cache1.tags.age_task_id_blocks_1024::0 92 # Occupied blocks per task id
system.l1subsys0.cache1.tags.age_task_id_blocks_1024::1 318 # Occupied blocks per task id
system.l1subsys0.cache1.tags.age_task_id_blocks_1024::2 90 # Occupied blocks per task id
system.l1subsys0.cache1.tags.occ_task_id_percent::1024 0.976562 # Percentage of cache occupancy per task id
system.l1subsys0.cache1.tags.tag_accesses 633805 # Number of tag accesses
system.l1subsys0.cache1.tags.data_accesses 633805 # Number of data accesses
system.l1subsys0.cache1.ReadReq_hits::l0subsys1.tester0 9817 # number of ReadReq hits
system.l1subsys0.cache1.ReadReq_hits::l0subsys1.tester1 9861 # number of ReadReq hits
system.l1subsys0.cache1.ReadReq_hits::total 19678 # number of ReadReq hits
system.l1subsys0.cache1.WriteReq_hits::l0subsys1.tester0 1351 # number of WriteReq hits
system.l1subsys0.cache1.WriteReq_hits::l0subsys1.tester1 1518 # number of WriteReq hits
system.l1subsys0.cache1.WriteReq_hits::total 2869 # number of WriteReq hits
system.l1subsys0.cache1.demand_hits::l0subsys1.tester0 11168 # number of demand (read+write) hits
system.l1subsys0.cache1.demand_hits::l0subsys1.tester1 11379 # number of demand (read+write) hits
system.l1subsys0.cache1.demand_hits::total 22547 # number of demand (read+write) hits
system.l1subsys0.cache1.overall_hits::l0subsys1.tester0 11168 # number of overall hits
system.l1subsys0.cache1.overall_hits::l0subsys1.tester1 11379 # number of overall hits
system.l1subsys0.cache1.overall_hits::total 22547 # number of overall hits
system.l1subsys0.cache1.ReadReq_misses::l0subsys1.tester0 32254 # number of ReadReq misses
system.l1subsys0.cache1.ReadReq_misses::l0subsys1.tester1 34040 # number of ReadReq misses
system.l1subsys0.cache1.ReadReq_misses::total 66294 # number of ReadReq misses
system.l1subsys0.cache1.WriteReq_misses::l0subsys1.tester0 21758 # number of WriteReq misses
system.l1subsys0.cache1.WriteReq_misses::l0subsys1.tester1 22755 # number of WriteReq misses
system.l1subsys0.cache1.WriteReq_misses::total 44513 # number of WriteReq misses
system.l1subsys0.cache1.demand_misses::l0subsys1.tester0 54012 # number of demand (read+write) misses
system.l1subsys0.cache1.demand_misses::l0subsys1.tester1 56795 # number of demand (read+write) misses
system.l1subsys0.cache1.demand_misses::total 110807 # number of demand (read+write) misses
system.l1subsys0.cache1.overall_misses::l0subsys1.tester0 54012 # number of overall misses
system.l1subsys0.cache1.overall_misses::l0subsys1.tester1 56795 # number of overall misses
system.l1subsys0.cache1.overall_misses::total 110807 # number of overall misses
system.l1subsys0.cache1.ReadReq_miss_latency::l0subsys1.tester0 3004206885 # number of ReadReq miss cycles
system.l1subsys0.cache1.ReadReq_miss_latency::l0subsys1.tester1 3239071777 # number of ReadReq miss cycles
system.l1subsys0.cache1.ReadReq_miss_latency::total 6243278662 # number of ReadReq miss cycles
system.l1subsys0.cache1.WriteReq_miss_latency::l0subsys1.tester0 1840884693 # number of WriteReq miss cycles
system.l1subsys0.cache1.WriteReq_miss_latency::l0subsys1.tester1 1956345465 # number of WriteReq miss cycles
system.l1subsys0.cache1.WriteReq_miss_latency::total 3797230158 # number of WriteReq miss cycles
system.l1subsys0.cache1.demand_miss_latency::l0subsys1.tester0 4845091578 # number of demand (read+write) miss cycles
system.l1subsys0.cache1.demand_miss_latency::l0subsys1.tester1 5195417242 # number of demand (read+write) miss cycles
system.l1subsys0.cache1.demand_miss_latency::total 10040508820 # number of demand (read+write) miss cycles
system.l1subsys0.cache1.overall_miss_latency::l0subsys1.tester0 4845091578 # number of overall miss cycles
system.l1subsys0.cache1.overall_miss_latency::l0subsys1.tester1 5195417242 # number of overall miss cycles
system.l1subsys0.cache1.overall_miss_latency::total 10040508820 # number of overall miss cycles
system.l1subsys0.cache1.ReadReq_accesses::l0subsys1.tester0 42071 # number of ReadReq accesses(hits+misses)
system.l1subsys0.cache1.ReadReq_accesses::l0subsys1.tester1 43901 # number of ReadReq accesses(hits+misses)
system.l1subsys0.cache1.ReadReq_accesses::total 85972 # number of ReadReq accesses(hits+misses)
system.l1subsys0.cache1.WriteReq_accesses::l0subsys1.tester0 23109 # number of WriteReq accesses(hits+misses)
system.l1subsys0.cache1.WriteReq_accesses::l0subsys1.tester1 24273 # number of WriteReq accesses(hits+misses)
system.l1subsys0.cache1.WriteReq_accesses::total 47382 # number of WriteReq accesses(hits+misses)
system.l1subsys0.cache1.demand_accesses::l0subsys1.tester0 65180 # number of demand (read+write) accesses
system.l1subsys0.cache1.demand_accesses::l0subsys1.tester1 68174 # number of demand (read+write) accesses
system.l1subsys0.cache1.demand_accesses::total 133354 # number of demand (read+write) accesses
system.l1subsys0.cache1.overall_accesses::l0subsys1.tester0 65180 # number of overall (read+write) accesses
system.l1subsys0.cache1.overall_accesses::l0subsys1.tester1 68174 # number of overall (read+write) accesses
system.l1subsys0.cache1.overall_accesses::total 133354 # number of overall (read+write) accesses
system.l1subsys0.cache1.ReadReq_miss_rate::l0subsys1.tester0 0.766656 # miss rate for ReadReq accesses
system.l1subsys0.cache1.ReadReq_miss_rate::l0subsys1.tester1 0.775381 # miss rate for ReadReq accesses
system.l1subsys0.cache1.ReadReq_miss_rate::total 0.771112 # miss rate for ReadReq accesses
system.l1subsys0.cache1.WriteReq_miss_rate::l0subsys1.tester0 0.941538 # miss rate for WriteReq accesses
system.l1subsys0.cache1.WriteReq_miss_rate::l0subsys1.tester1 0.937461 # miss rate for WriteReq accesses
system.l1subsys0.cache1.WriteReq_miss_rate::total 0.939450 # miss rate for WriteReq accesses
system.l1subsys0.cache1.demand_miss_rate::l0subsys1.tester0 0.828659 # miss rate for demand accesses
system.l1subsys0.cache1.demand_miss_rate::l0subsys1.tester1 0.833089 # miss rate for demand accesses
system.l1subsys0.cache1.demand_miss_rate::total 0.830924 # miss rate for demand accesses
system.l1subsys0.cache1.overall_miss_rate::l0subsys1.tester0 0.828659 # miss rate for overall accesses
system.l1subsys0.cache1.overall_miss_rate::l0subsys1.tester1 0.833089 # miss rate for overall accesses
system.l1subsys0.cache1.overall_miss_rate::total 0.830924 # miss rate for overall accesses
system.l1subsys0.cache1.ReadReq_avg_miss_latency::l0subsys1.tester0 93142.149346 # average ReadReq miss latency
system.l1subsys0.cache1.ReadReq_avg_miss_latency::l0subsys1.tester1 95154.870065 # average ReadReq miss latency
system.l1subsys0.cache1.ReadReq_avg_miss_latency::total 94175.621655 # average ReadReq miss latency
system.l1subsys0.cache1.WriteReq_avg_miss_latency::l0subsys1.tester0 84607.256779 # average WriteReq miss latency
system.l1subsys0.cache1.WriteReq_avg_miss_latency::l0subsys1.tester1 85974.311800 # average WriteReq miss latency
system.l1subsys0.cache1.WriteReq_avg_miss_latency::total 85306.093905 # average WriteReq miss latency
system.l1subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester0 89703.983892 # average overall miss latency
system.l1subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester1 91476.665939 # average overall miss latency
system.l1subsys0.cache1.demand_avg_miss_latency::total 90612.586028 # average overall miss latency
system.l1subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester0 89703.983892 # average overall miss latency
system.l1subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester1 91476.665939 # average overall miss latency
system.l1subsys0.cache1.overall_avg_miss_latency::total 90612.586028 # average overall miss latency
system.l1subsys0.cache1.blocked_cycles::no_mshrs 280334 # number of cycles access was blocked
system.l1subsys0.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l1subsys0.cache1.blocked::no_mshrs 8630 # number of cycles access was blocked
system.l1subsys0.cache1.blocked::no_targets 0 # number of cycles access was blocked
system.l1subsys0.cache1.avg_blocked_cycles::no_mshrs 32.483662 # average number of cycles each access was blocked
system.l1subsys0.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l1subsys0.cache1.writebacks::writebacks 24682 # number of writebacks
system.l1subsys0.cache1.writebacks::total 24682 # number of writebacks
system.l1subsys0.cache1.ReadReq_mshr_hits::l0subsys1.tester0 1198 # number of ReadReq MSHR hits
system.l1subsys0.cache1.ReadReq_mshr_hits::l0subsys1.tester1 1188 # number of ReadReq MSHR hits
system.l1subsys0.cache1.ReadReq_mshr_hits::total 2386 # number of ReadReq MSHR hits
system.l1subsys0.cache1.WriteReq_mshr_hits::l0subsys1.tester0 668 # number of WriteReq MSHR hits
system.l1subsys0.cache1.WriteReq_mshr_hits::l0subsys1.tester1 692 # number of WriteReq MSHR hits
system.l1subsys0.cache1.WriteReq_mshr_hits::total 1360 # number of WriteReq MSHR hits
system.l1subsys0.cache1.demand_mshr_hits::l0subsys1.tester0 1866 # number of demand (read+write) MSHR hits
system.l1subsys0.cache1.demand_mshr_hits::l0subsys1.tester1 1880 # number of demand (read+write) MSHR hits
system.l1subsys0.cache1.demand_mshr_hits::total 3746 # number of demand (read+write) MSHR hits
system.l1subsys0.cache1.overall_mshr_hits::l0subsys1.tester0 1866 # number of overall MSHR hits
system.l1subsys0.cache1.overall_mshr_hits::l0subsys1.tester1 1880 # number of overall MSHR hits
system.l1subsys0.cache1.overall_mshr_hits::total 3746 # number of overall MSHR hits
system.l1subsys0.cache1.ReadReq_mshr_misses::l0subsys1.tester0 31056 # number of ReadReq MSHR misses
system.l1subsys0.cache1.ReadReq_mshr_misses::l0subsys1.tester1 32852 # number of ReadReq MSHR misses
system.l1subsys0.cache1.ReadReq_mshr_misses::total 63908 # number of ReadReq MSHR misses
system.l1subsys0.cache1.WriteReq_mshr_misses::l0subsys1.tester0 21090 # number of WriteReq MSHR misses
system.l1subsys0.cache1.WriteReq_mshr_misses::l0subsys1.tester1 22063 # number of WriteReq MSHR misses
system.l1subsys0.cache1.WriteReq_mshr_misses::total 43153 # number of WriteReq MSHR misses
system.l1subsys0.cache1.demand_mshr_misses::l0subsys1.tester0 52146 # number of demand (read+write) MSHR misses
system.l1subsys0.cache1.demand_mshr_misses::l0subsys1.tester1 54915 # number of demand (read+write) MSHR misses
system.l1subsys0.cache1.demand_mshr_misses::total 107061 # number of demand (read+write) MSHR misses
system.l1subsys0.cache1.overall_mshr_misses::l0subsys1.tester0 52146 # number of overall MSHR misses
system.l1subsys0.cache1.overall_mshr_misses::l0subsys1.tester1 54915 # number of overall MSHR misses
system.l1subsys0.cache1.overall_mshr_misses::total 107061 # number of overall MSHR misses
system.l1subsys0.cache1.ReadReq_mshr_miss_latency::l0subsys1.tester0 2946301712 # number of ReadReq MSHR miss cycles
system.l1subsys0.cache1.ReadReq_mshr_miss_latency::l0subsys1.tester1 3181085510 # number of ReadReq MSHR miss cycles
system.l1subsys0.cache1.ReadReq_mshr_miss_latency::total 6127387222 # number of ReadReq MSHR miss cycles
system.l1subsys0.cache1.WriteReq_mshr_miss_latency::l0subsys1.tester0 1810955934 # number of WriteReq MSHR miss cycles
system.l1subsys0.cache1.WriteReq_mshr_miss_latency::l0subsys1.tester1 1924620571 # number of WriteReq MSHR miss cycles
system.l1subsys0.cache1.WriteReq_mshr_miss_latency::total 3735576505 # number of WriteReq MSHR miss cycles
system.l1subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester0 4757257646 # number of demand (read+write) MSHR miss cycles
system.l1subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester1 5105706081 # number of demand (read+write) MSHR miss cycles
system.l1subsys0.cache1.demand_mshr_miss_latency::total 9862963727 # number of demand (read+write) MSHR miss cycles
system.l1subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester0 4757257646 # number of overall MSHR miss cycles
system.l1subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester1 5105706081 # number of overall MSHR miss cycles
system.l1subsys0.cache1.overall_mshr_miss_latency::total 9862963727 # number of overall MSHR miss cycles
system.l1subsys0.cache1.ReadReq_mshr_miss_rate::l0subsys1.tester0 0.738181 # mshr miss rate for ReadReq accesses
system.l1subsys0.cache1.ReadReq_mshr_miss_rate::l0subsys1.tester1 0.748320 # mshr miss rate for ReadReq accesses
system.l1subsys0.cache1.ReadReq_mshr_miss_rate::total 0.743358 # mshr miss rate for ReadReq accesses
system.l1subsys0.cache1.WriteReq_mshr_miss_rate::l0subsys1.tester0 0.912631 # mshr miss rate for WriteReq accesses
system.l1subsys0.cache1.WriteReq_mshr_miss_rate::l0subsys1.tester1 0.908952 # mshr miss rate for WriteReq accesses
system.l1subsys0.cache1.WriteReq_mshr_miss_rate::total 0.910747 # mshr miss rate for WriteReq accesses
system.l1subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester0 0.800031 # mshr miss rate for demand accesses
system.l1subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester1 0.805512 # mshr miss rate for demand accesses
system.l1subsys0.cache1.demand_mshr_miss_rate::total 0.802833 # mshr miss rate for demand accesses
system.l1subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester0 0.800031 # mshr miss rate for overall accesses
system.l1subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester1 0.805512 # mshr miss rate for overall accesses
system.l1subsys0.cache1.overall_mshr_miss_rate::total 0.802833 # mshr miss rate for overall accesses
system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::l0subsys1.tester0 94870.611540 # average ReadReq mshr miss latency
system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::l0subsys1.tester1 96830.802082 # average ReadReq mshr miss latency
system.l1subsys0.cache1.ReadReq_avg_mshr_miss_latency::total 95878.250329 # average ReadReq mshr miss latency
system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::l0subsys1.tester0 85867.991181 # average WriteReq mshr miss latency
system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::l0subsys1.tester1 87232.949780 # average WriteReq mshr miss latency
system.l1subsys0.cache1.WriteReq_avg_mshr_miss_latency::total 86565.858805 # average WriteReq mshr miss latency
system.l1subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester0 91229.579373 # average overall mshr miss latency
system.l1subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester1 92974.707839 # average overall mshr miss latency
system.l1subsys0.cache1.demand_avg_mshr_miss_latency::total 92124.711398 # average overall mshr miss latency
system.l1subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester0 91229.579373 # average overall mshr miss latency
system.l1subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester1 92974.707839 # average overall mshr miss latency
system.l1subsys0.cache1.overall_avg_mshr_miss_latency::total 92124.711398 # average overall mshr miss latency
system.l1subsys0.xbar.snoop_filter.tot_requests 354135 # Total number of requests made to the snoop filter.
system.l1subsys0.xbar.snoop_filter.hit_single_requests 168078 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1subsys0.xbar.snoop_filter.hit_multi_requests 8556 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1subsys0.xbar.snoop_filter.tot_snoops 114062 # Total number of snoops made to the snoop filter.
system.l1subsys0.xbar.snoop_filter.hit_single_snoops 98725 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1subsys0.xbar.snoop_filter.hit_multi_snoops 15337 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1subsys0.xbar.trans_dist::ReadResp 154200 # Transaction distribution
system.l1subsys0.xbar.trans_dist::ReadRespWithInvalidate 3741 # Transaction distribution
system.l1subsys0.xbar.trans_dist::WritebackDirty 97097 # Transaction distribution
system.l1subsys0.xbar.trans_dist::CleanEvict 173883 # Transaction distribution
system.l1subsys0.xbar.trans_dist::UpgradeReq 38331 # Transaction distribution
system.l1subsys0.xbar.trans_dist::UpgradeResp 23879 # Transaction distribution
system.l1subsys0.xbar.trans_dist::ReadExReq 99951 # Transaction distribution
system.l1subsys0.xbar.trans_dist::ReadExResp 92343 # Transaction distribution
system.l1subsys0.xbar.trans_dist::ReadSharedReq 167597 # Transaction distribution
system.l1subsys0.xbar.pkt_count_system.l1subsys0.cache0.mem_side::system.l2subsys0.cache1.cpu_side 309959 # Packet count per connected master and slave (bytes)
system.l1subsys0.xbar.pkt_count_system.l1subsys0.cache1.mem_side::system.l2subsys0.cache1.cpu_side 304154 # Packet count per connected master and slave (bytes)
system.l1subsys0.xbar.pkt_count::total 614113 # Packet count per connected master and slave (bytes)
system.l1subsys0.xbar.pkt_size_system.l1subsys0.cache0.mem_side::system.l2subsys0.cache1.cpu_side 9308608 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys0.xbar.pkt_size_system.l1subsys0.cache1.mem_side::system.l2subsys0.cache1.cpu_side 9043712 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys0.xbar.pkt_size::total 18352320 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys0.xbar.snoops 293338 # Total snoops (count)
system.l1subsys0.xbar.snoop_fanout::samples 440460 # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::mean 0.353033 # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::stdev 0.545932 # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::0 300300 68.18% 68.18% # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::1 124823 28.34% 96.52% # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::2 15337 3.48% 100.00% # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::max_value 2 # Request fanout histogram
system.l1subsys0.xbar.snoop_fanout::total 440460 # Request fanout histogram
system.l1subsys0.xbar.reqLayer0.occupancy 551865865 # Layer occupancy (ticks)
system.l1subsys0.xbar.reqLayer0.utilization 5.5 # Layer utilization (%)
system.l1subsys0.xbar.snoopLayer0.occupancy 170972115 # Layer occupancy (ticks)
system.l1subsys0.xbar.snoopLayer0.utilization 1.7 # Layer utilization (%)
system.l1subsys0.xbar.respLayer0.occupancy 318997409 # Layer occupancy (ticks)
system.l1subsys0.xbar.respLayer0.utilization 3.2 # Layer utilization (%)
system.l1subsys0.xbar.respLayer1.occupancy 314273952 # Layer occupancy (ticks)
system.l1subsys0.xbar.respLayer1.utilization 3.1 # Layer utilization (%)
system.l1subsys1.cache0.tags.replacements 64055 # number of replacements
system.l1subsys1.cache0.tags.tagsinuse 501.915078 # Cycle average of tags in use
system.l1subsys1.cache0.tags.total_refs 31614 # Total number of references to valid blocks.
system.l1subsys1.cache0.tags.sampled_refs 64566 # Sample count of references to valid blocks.
system.l1subsys1.cache0.tags.avg_refs 0.489639 # Average number of references to valid blocks.
system.l1subsys1.cache0.tags.warmup_cycle 361927000 # Cycle when the warmup percentage was hit.
system.l1subsys1.cache0.tags.occ_blocks::l0subsys2.tester0 251.524472 # Average occupied blocks per requestor
system.l1subsys1.cache0.tags.occ_blocks::l0subsys2.tester1 250.390607 # Average occupied blocks per requestor
system.l1subsys1.cache0.tags.occ_percent::l0subsys2.tester0 0.491259 # Average percentage of cache occupancy
system.l1subsys1.cache0.tags.occ_percent::l0subsys2.tester1 0.489044 # Average percentage of cache occupancy
system.l1subsys1.cache0.tags.occ_percent::total 0.980303 # Average percentage of cache occupancy
system.l1subsys1.cache0.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id
system.l1subsys1.cache0.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id
system.l1subsys1.cache0.tags.age_task_id_blocks_1024::1 383 # Occupied blocks per task id
system.l1subsys1.cache0.tags.age_task_id_blocks_1024::2 23 # Occupied blocks per task id
system.l1subsys1.cache0.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id
system.l1subsys1.cache0.tags.tag_accesses 619158 # Number of tag accesses
system.l1subsys1.cache0.tags.data_accesses 619158 # Number of data accesses
system.l1subsys1.cache0.ReadReq_hits::l0subsys2.tester0 10039 # number of ReadReq hits
system.l1subsys1.cache0.ReadReq_hits::l0subsys2.tester1 9798 # number of ReadReq hits
system.l1subsys1.cache0.ReadReq_hits::total 19837 # number of ReadReq hits
system.l1subsys1.cache0.WriteReq_hits::l0subsys2.tester0 1458 # number of WriteReq hits
system.l1subsys1.cache0.WriteReq_hits::l0subsys2.tester1 1375 # number of WriteReq hits
system.l1subsys1.cache0.WriteReq_hits::total 2833 # number of WriteReq hits
system.l1subsys1.cache0.demand_hits::l0subsys2.tester0 11497 # number of demand (read+write) hits
system.l1subsys1.cache0.demand_hits::l0subsys2.tester1 11173 # number of demand (read+write) hits
system.l1subsys1.cache0.demand_hits::total 22670 # number of demand (read+write) hits
system.l1subsys1.cache0.overall_hits::l0subsys2.tester0 11497 # number of overall hits
system.l1subsys1.cache0.overall_hits::l0subsys2.tester1 11173 # number of overall hits
system.l1subsys1.cache0.overall_hits::total 22670 # number of overall hits
system.l1subsys1.cache0.ReadReq_misses::l0subsys2.tester0 32196 # number of ReadReq misses
system.l1subsys1.cache0.ReadReq_misses::l0subsys2.tester1 32094 # number of ReadReq misses
system.l1subsys1.cache0.ReadReq_misses::total 64290 # number of ReadReq misses
system.l1subsys1.cache0.WriteReq_misses::l0subsys2.tester0 21530 # number of WriteReq misses
system.l1subsys1.cache0.WriteReq_misses::l0subsys2.tester1 21989 # number of WriteReq misses
system.l1subsys1.cache0.WriteReq_misses::total 43519 # number of WriteReq misses
system.l1subsys1.cache0.demand_misses::l0subsys2.tester0 53726 # number of demand (read+write) misses
system.l1subsys1.cache0.demand_misses::l0subsys2.tester1 54083 # number of demand (read+write) misses
system.l1subsys1.cache0.demand_misses::total 107809 # number of demand (read+write) misses
system.l1subsys1.cache0.overall_misses::l0subsys2.tester0 53726 # number of overall misses
system.l1subsys1.cache0.overall_misses::l0subsys2.tester1 54083 # number of overall misses
system.l1subsys1.cache0.overall_misses::total 107809 # number of overall misses
system.l1subsys1.cache0.ReadReq_miss_latency::l0subsys2.tester0 2965752810 # number of ReadReq miss cycles
system.l1subsys1.cache0.ReadReq_miss_latency::l0subsys2.tester1 2931730977 # number of ReadReq miss cycles
system.l1subsys1.cache0.ReadReq_miss_latency::total 5897483787 # number of ReadReq miss cycles
system.l1subsys1.cache0.WriteReq_miss_latency::l0subsys2.tester0 1800358800 # number of WriteReq miss cycles
system.l1subsys1.cache0.WriteReq_miss_latency::l0subsys2.tester1 1820867176 # number of WriteReq miss cycles
system.l1subsys1.cache0.WriteReq_miss_latency::total 3621225976 # number of WriteReq miss cycles
system.l1subsys1.cache0.demand_miss_latency::l0subsys2.tester0 4766111610 # number of demand (read+write) miss cycles
system.l1subsys1.cache0.demand_miss_latency::l0subsys2.tester1 4752598153 # number of demand (read+write) miss cycles
system.l1subsys1.cache0.demand_miss_latency::total 9518709763 # number of demand (read+write) miss cycles
system.l1subsys1.cache0.overall_miss_latency::l0subsys2.tester0 4766111610 # number of overall miss cycles
system.l1subsys1.cache0.overall_miss_latency::l0subsys2.tester1 4752598153 # number of overall miss cycles
system.l1subsys1.cache0.overall_miss_latency::total 9518709763 # number of overall miss cycles
system.l1subsys1.cache0.ReadReq_accesses::l0subsys2.tester0 42235 # number of ReadReq accesses(hits+misses)
system.l1subsys1.cache0.ReadReq_accesses::l0subsys2.tester1 41892 # number of ReadReq accesses(hits+misses)
system.l1subsys1.cache0.ReadReq_accesses::total 84127 # number of ReadReq accesses(hits+misses)
system.l1subsys1.cache0.WriteReq_accesses::l0subsys2.tester0 22988 # number of WriteReq accesses(hits+misses)
system.l1subsys1.cache0.WriteReq_accesses::l0subsys2.tester1 23364 # number of WriteReq accesses(hits+misses)
system.l1subsys1.cache0.WriteReq_accesses::total 46352 # number of WriteReq accesses(hits+misses)
system.l1subsys1.cache0.demand_accesses::l0subsys2.tester0 65223 # number of demand (read+write) accesses
system.l1subsys1.cache0.demand_accesses::l0subsys2.tester1 65256 # number of demand (read+write) accesses
system.l1subsys1.cache0.demand_accesses::total 130479 # number of demand (read+write) accesses
system.l1subsys1.cache0.overall_accesses::l0subsys2.tester0 65223 # number of overall (read+write) accesses
system.l1subsys1.cache0.overall_accesses::l0subsys2.tester1 65256 # number of overall (read+write) accesses
system.l1subsys1.cache0.overall_accesses::total 130479 # number of overall (read+write) accesses
system.l1subsys1.cache0.ReadReq_miss_rate::l0subsys2.tester0 0.762306 # miss rate for ReadReq accesses
system.l1subsys1.cache0.ReadReq_miss_rate::l0subsys2.tester1 0.766113 # miss rate for ReadReq accesses
system.l1subsys1.cache0.ReadReq_miss_rate::total 0.764202 # miss rate for ReadReq accesses
system.l1subsys1.cache0.WriteReq_miss_rate::l0subsys2.tester0 0.936576 # miss rate for WriteReq accesses
system.l1subsys1.cache0.WriteReq_miss_rate::l0subsys2.tester1 0.941149 # miss rate for WriteReq accesses
system.l1subsys1.cache0.WriteReq_miss_rate::total 0.938881 # miss rate for WriteReq accesses
system.l1subsys1.cache0.demand_miss_rate::l0subsys2.tester0 0.823728 # miss rate for demand accesses
system.l1subsys1.cache0.demand_miss_rate::l0subsys2.tester1 0.828782 # miss rate for demand accesses
system.l1subsys1.cache0.demand_miss_rate::total 0.826256 # miss rate for demand accesses
system.l1subsys1.cache0.overall_miss_rate::l0subsys2.tester0 0.823728 # miss rate for overall accesses
system.l1subsys1.cache0.overall_miss_rate::l0subsys2.tester1 0.828782 # miss rate for overall accesses
system.l1subsys1.cache0.overall_miss_rate::total 0.826256 # miss rate for overall accesses
system.l1subsys1.cache0.ReadReq_avg_miss_latency::l0subsys2.tester0 92115.567462 # average ReadReq miss latency
system.l1subsys1.cache0.ReadReq_avg_miss_latency::l0subsys2.tester1 91348.257525 # average ReadReq miss latency
system.l1subsys1.cache0.ReadReq_avg_miss_latency::total 91732.521185 # average ReadReq miss latency
system.l1subsys1.cache0.WriteReq_avg_miss_latency::l0subsys2.tester0 83620.938226 # average WriteReq miss latency
system.l1subsys1.cache0.WriteReq_avg_miss_latency::l0subsys2.tester1 82808.093865 # average WriteReq miss latency
system.l1subsys1.cache0.WriteReq_avg_miss_latency::total 83210.229463 # average WriteReq miss latency
system.l1subsys1.cache0.demand_avg_miss_latency::l0subsys2.tester0 88711.454603 # average overall miss latency
system.l1subsys1.cache0.demand_avg_miss_latency::l0subsys2.tester1 87876.008228 # average overall miss latency
system.l1subsys1.cache0.demand_avg_miss_latency::total 88292.348162 # average overall miss latency
system.l1subsys1.cache0.overall_avg_miss_latency::l0subsys2.tester0 88711.454603 # average overall miss latency
system.l1subsys1.cache0.overall_avg_miss_latency::l0subsys2.tester1 87876.008228 # average overall miss latency
system.l1subsys1.cache0.overall_avg_miss_latency::total 88292.348162 # average overall miss latency
system.l1subsys1.cache0.blocked_cycles::no_mshrs 257225 # number of cycles access was blocked
system.l1subsys1.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l1subsys1.cache0.blocked::no_mshrs 7861 # number of cycles access was blocked
system.l1subsys1.cache0.blocked::no_targets 0 # number of cycles access was blocked
system.l1subsys1.cache0.avg_blocked_cycles::no_mshrs 32.721664 # average number of cycles each access was blocked
system.l1subsys1.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l1subsys1.cache0.writebacks::writebacks 22897 # number of writebacks
system.l1subsys1.cache0.writebacks::total 22897 # number of writebacks
system.l1subsys1.cache0.ReadReq_mshr_hits::l0subsys2.tester0 1156 # number of ReadReq MSHR hits
system.l1subsys1.cache0.ReadReq_mshr_hits::l0subsys2.tester1 1188 # number of ReadReq MSHR hits
system.l1subsys1.cache0.ReadReq_mshr_hits::total 2344 # number of ReadReq MSHR hits
system.l1subsys1.cache0.WriteReq_mshr_hits::l0subsys2.tester0 629 # number of WriteReq MSHR hits
system.l1subsys1.cache0.WriteReq_mshr_hits::l0subsys2.tester1 630 # number of WriteReq MSHR hits
system.l1subsys1.cache0.WriteReq_mshr_hits::total 1259 # number of WriteReq MSHR hits
system.l1subsys1.cache0.demand_mshr_hits::l0subsys2.tester0 1785 # number of demand (read+write) MSHR hits
system.l1subsys1.cache0.demand_mshr_hits::l0subsys2.tester1 1818 # number of demand (read+write) MSHR hits
system.l1subsys1.cache0.demand_mshr_hits::total 3603 # number of demand (read+write) MSHR hits
system.l1subsys1.cache0.overall_mshr_hits::l0subsys2.tester0 1785 # number of overall MSHR hits
system.l1subsys1.cache0.overall_mshr_hits::l0subsys2.tester1 1818 # number of overall MSHR hits
system.l1subsys1.cache0.overall_mshr_hits::total 3603 # number of overall MSHR hits
system.l1subsys1.cache0.ReadReq_mshr_misses::l0subsys2.tester0 31040 # number of ReadReq MSHR misses
system.l1subsys1.cache0.ReadReq_mshr_misses::l0subsys2.tester1 30906 # number of ReadReq MSHR misses
system.l1subsys1.cache0.ReadReq_mshr_misses::total 61946 # number of ReadReq MSHR misses
system.l1subsys1.cache0.WriteReq_mshr_misses::l0subsys2.tester0 20901 # number of WriteReq MSHR misses
system.l1subsys1.cache0.WriteReq_mshr_misses::l0subsys2.tester1 21359 # number of WriteReq MSHR misses
system.l1subsys1.cache0.WriteReq_mshr_misses::total 42260 # number of WriteReq MSHR misses
system.l1subsys1.cache0.demand_mshr_misses::l0subsys2.tester0 51941 # number of demand (read+write) MSHR misses
system.l1subsys1.cache0.demand_mshr_misses::l0subsys2.tester1 52265 # number of demand (read+write) MSHR misses
system.l1subsys1.cache0.demand_mshr_misses::total 104206 # number of demand (read+write) MSHR misses
system.l1subsys1.cache0.overall_mshr_misses::l0subsys2.tester0 51941 # number of overall MSHR misses
system.l1subsys1.cache0.overall_mshr_misses::l0subsys2.tester1 52265 # number of overall MSHR misses
system.l1subsys1.cache0.overall_mshr_misses::total 104206 # number of overall MSHR misses
system.l1subsys1.cache0.ReadReq_mshr_miss_latency::l0subsys2.tester0 2909591102 # number of ReadReq MSHR miss cycles
system.l1subsys1.cache0.ReadReq_mshr_miss_latency::l0subsys2.tester1 2874236758 # number of ReadReq MSHR miss cycles
system.l1subsys1.cache0.ReadReq_mshr_miss_latency::total 5783827860 # number of ReadReq MSHR miss cycles
system.l1subsys1.cache0.WriteReq_mshr_miss_latency::l0subsys2.tester0 1771691969 # number of WriteReq MSHR miss cycles
system.l1subsys1.cache0.WriteReq_mshr_miss_latency::l0subsys2.tester1 1791296943 # number of WriteReq MSHR miss cycles
system.l1subsys1.cache0.WriteReq_mshr_miss_latency::total 3562988912 # number of WriteReq MSHR miss cycles
system.l1subsys1.cache0.demand_mshr_miss_latency::l0subsys2.tester0 4681283071 # number of demand (read+write) MSHR miss cycles
system.l1subsys1.cache0.demand_mshr_miss_latency::l0subsys2.tester1 4665533701 # number of demand (read+write) MSHR miss cycles
system.l1subsys1.cache0.demand_mshr_miss_latency::total 9346816772 # number of demand (read+write) MSHR miss cycles
system.l1subsys1.cache0.overall_mshr_miss_latency::l0subsys2.tester0 4681283071 # number of overall MSHR miss cycles
system.l1subsys1.cache0.overall_mshr_miss_latency::l0subsys2.tester1 4665533701 # number of overall MSHR miss cycles
system.l1subsys1.cache0.overall_mshr_miss_latency::total 9346816772 # number of overall MSHR miss cycles
system.l1subsys1.cache0.ReadReq_mshr_miss_rate::l0subsys2.tester0 0.734935 # mshr miss rate for ReadReq accesses
system.l1subsys1.cache0.ReadReq_mshr_miss_rate::l0subsys2.tester1 0.737754 # mshr miss rate for ReadReq accesses
system.l1subsys1.cache0.ReadReq_mshr_miss_rate::total 0.736339 # mshr miss rate for ReadReq accesses
system.l1subsys1.cache0.WriteReq_mshr_miss_rate::l0subsys2.tester0 0.909214 # mshr miss rate for WriteReq accesses
system.l1subsys1.cache0.WriteReq_mshr_miss_rate::l0subsys2.tester1 0.914184 # mshr miss rate for WriteReq accesses
system.l1subsys1.cache0.WriteReq_mshr_miss_rate::total 0.911719 # mshr miss rate for WriteReq accesses
system.l1subsys1.cache0.demand_mshr_miss_rate::l0subsys2.tester0 0.796360 # mshr miss rate for demand accesses
system.l1subsys1.cache0.demand_mshr_miss_rate::l0subsys2.tester1 0.800923 # mshr miss rate for demand accesses
system.l1subsys1.cache0.demand_mshr_miss_rate::total 0.798642 # mshr miss rate for demand accesses
system.l1subsys1.cache0.overall_mshr_miss_rate::l0subsys2.tester0 0.796360 # mshr miss rate for overall accesses
system.l1subsys1.cache0.overall_mshr_miss_rate::l0subsys2.tester1 0.800923 # mshr miss rate for overall accesses
system.l1subsys1.cache0.overall_mshr_miss_rate::total 0.798642 # mshr miss rate for overall accesses
system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::l0subsys2.tester0 93736.826740 # average ReadReq mshr miss latency
system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::l0subsys2.tester1 92999.312690 # average ReadReq mshr miss latency
system.l1subsys1.cache0.ReadReq_avg_mshr_miss_latency::total 93368.867401 # average ReadReq mshr miss latency
system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::l0subsys2.tester0 84765.894885 # average WriteReq mshr miss latency
system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::l0subsys2.tester1 83866.142750 # average WriteReq mshr miss latency
system.l1subsys1.cache0.WriteReq_avg_mshr_miss_latency::total 84311.143209 # average WriteReq mshr miss latency
system.l1subsys1.cache0.demand_avg_mshr_miss_latency::l0subsys2.tester0 90126.933848 # average overall mshr miss latency
system.l1subsys1.cache0.demand_avg_mshr_miss_latency::l0subsys2.tester1 89266.884167 # average overall mshr miss latency
system.l1subsys1.cache0.demand_avg_mshr_miss_latency::total 89695.571963 # average overall mshr miss latency
system.l1subsys1.cache0.overall_avg_mshr_miss_latency::l0subsys2.tester0 90126.933848 # average overall mshr miss latency
system.l1subsys1.cache0.overall_avg_mshr_miss_latency::l0subsys2.tester1 89266.884167 # average overall mshr miss latency
system.l1subsys1.cache0.overall_avg_mshr_miss_latency::total 89695.571963 # average overall mshr miss latency
system.l1subsys1.cache1.tags.replacements 63731 # number of replacements
system.l1subsys1.cache1.tags.tagsinuse 503.303418 # Cycle average of tags in use
system.l1subsys1.cache1.tags.total_refs 29004 # Total number of references to valid blocks.
system.l1subsys1.cache1.tags.sampled_refs 64234 # Sample count of references to valid blocks.
system.l1subsys1.cache1.tags.avg_refs 0.451537 # Average number of references to valid blocks.
system.l1subsys1.cache1.tags.warmup_cycle 167138000 # Cycle when the warmup percentage was hit.
system.l1subsys1.cache1.tags.occ_blocks::l0subsys3.tester0 256.700726 # Average occupied blocks per requestor
system.l1subsys1.cache1.tags.occ_blocks::l0subsys3.tester1 246.602692 # Average occupied blocks per requestor
system.l1subsys1.cache1.tags.occ_percent::l0subsys3.tester0 0.501369 # Average percentage of cache occupancy
system.l1subsys1.cache1.tags.occ_percent::l0subsys3.tester1 0.481646 # Average percentage of cache occupancy
system.l1subsys1.cache1.tags.occ_percent::total 0.983014 # Average percentage of cache occupancy
system.l1subsys1.cache1.tags.occ_task_id_blocks::1024 503 # Occupied blocks per task id
system.l1subsys1.cache1.tags.age_task_id_blocks_1024::0 5 # Occupied blocks per task id
system.l1subsys1.cache1.tags.age_task_id_blocks_1024::1 405 # Occupied blocks per task id
system.l1subsys1.cache1.tags.age_task_id_blocks_1024::2 93 # Occupied blocks per task id
system.l1subsys1.cache1.tags.occ_task_id_percent::1024 0.982422 # Percentage of cache occupancy per task id
system.l1subsys1.cache1.tags.tag_accesses 617940 # Number of tag accesses
system.l1subsys1.cache1.tags.data_accesses 617940 # Number of data accesses
system.l1subsys1.cache1.ReadReq_hits::l0subsys3.tester0 9182 # number of ReadReq hits
system.l1subsys1.cache1.ReadReq_hits::l0subsys3.tester1 9019 # number of ReadReq hits
system.l1subsys1.cache1.ReadReq_hits::total 18201 # number of ReadReq hits
system.l1subsys1.cache1.WriteReq_hits::l0subsys3.tester0 1038 # number of WriteReq hits
system.l1subsys1.cache1.WriteReq_hits::l0subsys3.tester1 1002 # number of WriteReq hits
system.l1subsys1.cache1.WriteReq_hits::total 2040 # number of WriteReq hits
system.l1subsys1.cache1.demand_hits::l0subsys3.tester0 10220 # number of demand (read+write) hits
system.l1subsys1.cache1.demand_hits::l0subsys3.tester1 10021 # number of demand (read+write) hits
system.l1subsys1.cache1.demand_hits::total 20241 # number of demand (read+write) hits
system.l1subsys1.cache1.overall_hits::l0subsys3.tester0 10220 # number of overall hits
system.l1subsys1.cache1.overall_hits::l0subsys3.tester1 10021 # number of overall hits
system.l1subsys1.cache1.overall_hits::total 20241 # number of overall hits
system.l1subsys1.cache1.ReadReq_misses::l0subsys3.tester0 33178 # number of ReadReq misses
system.l1subsys1.cache1.ReadReq_misses::l0subsys3.tester1 31976 # number of ReadReq misses
system.l1subsys1.cache1.ReadReq_misses::total 65154 # number of ReadReq misses
system.l1subsys1.cache1.WriteReq_misses::l0subsys3.tester0 22617 # number of WriteReq misses
system.l1subsys1.cache1.WriteReq_misses::l0subsys3.tester1 21777 # number of WriteReq misses
system.l1subsys1.cache1.WriteReq_misses::total 44394 # number of WriteReq misses
system.l1subsys1.cache1.demand_misses::l0subsys3.tester0 55795 # number of demand (read+write) misses
system.l1subsys1.cache1.demand_misses::l0subsys3.tester1 53753 # number of demand (read+write) misses
system.l1subsys1.cache1.demand_misses::total 109548 # number of demand (read+write) misses
system.l1subsys1.cache1.overall_misses::l0subsys3.tester0 55795 # number of overall misses
system.l1subsys1.cache1.overall_misses::l0subsys3.tester1 53753 # number of overall misses
system.l1subsys1.cache1.overall_misses::total 109548 # number of overall misses
system.l1subsys1.cache1.ReadReq_miss_latency::l0subsys3.tester0 3002523024 # number of ReadReq miss cycles
system.l1subsys1.cache1.ReadReq_miss_latency::l0subsys3.tester1 2896966528 # number of ReadReq miss cycles
system.l1subsys1.cache1.ReadReq_miss_latency::total 5899489552 # number of ReadReq miss cycles
system.l1subsys1.cache1.WriteReq_miss_latency::l0subsys3.tester0 1848932916 # number of WriteReq miss cycles
system.l1subsys1.cache1.WriteReq_miss_latency::l0subsys3.tester1 1787708045 # number of WriteReq miss cycles
system.l1subsys1.cache1.WriteReq_miss_latency::total 3636640961 # number of WriteReq miss cycles
system.l1subsys1.cache1.demand_miss_latency::l0subsys3.tester0 4851455940 # number of demand (read+write) miss cycles
system.l1subsys1.cache1.demand_miss_latency::l0subsys3.tester1 4684674573 # number of demand (read+write) miss cycles
system.l1subsys1.cache1.demand_miss_latency::total 9536130513 # number of demand (read+write) miss cycles
system.l1subsys1.cache1.overall_miss_latency::l0subsys3.tester0 4851455940 # number of overall miss cycles
system.l1subsys1.cache1.overall_miss_latency::l0subsys3.tester1 4684674573 # number of overall miss cycles
system.l1subsys1.cache1.overall_miss_latency::total 9536130513 # number of overall miss cycles
system.l1subsys1.cache1.ReadReq_accesses::l0subsys3.tester0 42360 # number of ReadReq accesses(hits+misses)
system.l1subsys1.cache1.ReadReq_accesses::l0subsys3.tester1 40995 # number of ReadReq accesses(hits+misses)
system.l1subsys1.cache1.ReadReq_accesses::total 83355 # number of ReadReq accesses(hits+misses)
system.l1subsys1.cache1.WriteReq_accesses::l0subsys3.tester0 23655 # number of WriteReq accesses(hits+misses)
system.l1subsys1.cache1.WriteReq_accesses::l0subsys3.tester1 22779 # number of WriteReq accesses(hits+misses)
system.l1subsys1.cache1.WriteReq_accesses::total 46434 # number of WriteReq accesses(hits+misses)
system.l1subsys1.cache1.demand_accesses::l0subsys3.tester0 66015 # number of demand (read+write) accesses
system.l1subsys1.cache1.demand_accesses::l0subsys3.tester1 63774 # number of demand (read+write) accesses
system.l1subsys1.cache1.demand_accesses::total 129789 # number of demand (read+write) accesses
system.l1subsys1.cache1.overall_accesses::l0subsys3.tester0 66015 # number of overall (read+write) accesses
system.l1subsys1.cache1.overall_accesses::l0subsys3.tester1 63774 # number of overall (read+write) accesses
system.l1subsys1.cache1.overall_accesses::total 129789 # number of overall (read+write) accesses
system.l1subsys1.cache1.ReadReq_miss_rate::l0subsys3.tester0 0.783239 # miss rate for ReadReq accesses
system.l1subsys1.cache1.ReadReq_miss_rate::l0subsys3.tester1 0.779998 # miss rate for ReadReq accesses
system.l1subsys1.cache1.ReadReq_miss_rate::total 0.781645 # miss rate for ReadReq accesses
system.l1subsys1.cache1.WriteReq_miss_rate::l0subsys3.tester0 0.956119 # miss rate for WriteReq accesses
system.l1subsys1.cache1.WriteReq_miss_rate::l0subsys3.tester1 0.956012 # miss rate for WriteReq accesses
system.l1subsys1.cache1.WriteReq_miss_rate::total 0.956067 # miss rate for WriteReq accesses
system.l1subsys1.cache1.demand_miss_rate::l0subsys3.tester0 0.845187 # miss rate for demand accesses
system.l1subsys1.cache1.demand_miss_rate::l0subsys3.tester1 0.842867 # miss rate for demand accesses
system.l1subsys1.cache1.demand_miss_rate::total 0.844047 # miss rate for demand accesses
system.l1subsys1.cache1.overall_miss_rate::l0subsys3.tester0 0.845187 # miss rate for overall accesses
system.l1subsys1.cache1.overall_miss_rate::l0subsys3.tester1 0.842867 # miss rate for overall accesses
system.l1subsys1.cache1.overall_miss_rate::total 0.844047 # miss rate for overall accesses
system.l1subsys1.cache1.ReadReq_avg_miss_latency::l0subsys3.tester0 90497.408644 # average ReadReq miss latency
system.l1subsys1.cache1.ReadReq_avg_miss_latency::l0subsys3.tester1 90598.152614 # average ReadReq miss latency
system.l1subsys1.cache1.ReadReq_avg_miss_latency::total 90546.851337 # average ReadReq miss latency
system.l1subsys1.cache1.WriteReq_avg_miss_latency::l0subsys3.tester0 81749.697838 # average WriteReq miss latency
system.l1subsys1.cache1.WriteReq_avg_miss_latency::l0subsys3.tester1 82091.566561 # average WriteReq miss latency
system.l1subsys1.cache1.WriteReq_avg_miss_latency::total 81917.397869 # average WriteReq miss latency
system.l1subsys1.cache1.demand_avg_miss_latency::l0subsys3.tester0 86951.446187 # average overall miss latency
system.l1subsys1.cache1.demand_avg_miss_latency::l0subsys3.tester1 87151.871951 # average overall miss latency
system.l1subsys1.cache1.demand_avg_miss_latency::total 87049.791078 # average overall miss latency
system.l1subsys1.cache1.overall_avg_miss_latency::l0subsys3.tester0 86951.446187 # average overall miss latency
system.l1subsys1.cache1.overall_avg_miss_latency::l0subsys3.tester1 87151.871951 # average overall miss latency
system.l1subsys1.cache1.overall_avg_miss_latency::total 87049.791078 # average overall miss latency
system.l1subsys1.cache1.blocked_cycles::no_mshrs 234934 # number of cycles access was blocked
system.l1subsys1.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l1subsys1.cache1.blocked::no_mshrs 7262 # number of cycles access was blocked
system.l1subsys1.cache1.blocked::no_targets 0 # number of cycles access was blocked
system.l1subsys1.cache1.avg_blocked_cycles::no_mshrs 32.351143 # average number of cycles each access was blocked
system.l1subsys1.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l1subsys1.cache1.writebacks::writebacks 22786 # number of writebacks
system.l1subsys1.cache1.writebacks::total 22786 # number of writebacks
system.l1subsys1.cache1.ReadReq_mshr_hits::l0subsys3.tester0 1232 # number of ReadReq MSHR hits
system.l1subsys1.cache1.ReadReq_mshr_hits::l0subsys3.tester1 1248 # number of ReadReq MSHR hits
system.l1subsys1.cache1.ReadReq_mshr_hits::total 2480 # number of ReadReq MSHR hits
system.l1subsys1.cache1.WriteReq_mshr_hits::l0subsys3.tester0 756 # number of WriteReq MSHR hits
system.l1subsys1.cache1.WriteReq_mshr_hits::l0subsys3.tester1 697 # number of WriteReq MSHR hits
system.l1subsys1.cache1.WriteReq_mshr_hits::total 1453 # number of WriteReq MSHR hits
system.l1subsys1.cache1.demand_mshr_hits::l0subsys3.tester0 1988 # number of demand (read+write) MSHR hits
system.l1subsys1.cache1.demand_mshr_hits::l0subsys3.tester1 1945 # number of demand (read+write) MSHR hits
system.l1subsys1.cache1.demand_mshr_hits::total 3933 # number of demand (read+write) MSHR hits
system.l1subsys1.cache1.overall_mshr_hits::l0subsys3.tester0 1988 # number of overall MSHR hits
system.l1subsys1.cache1.overall_mshr_hits::l0subsys3.tester1 1945 # number of overall MSHR hits
system.l1subsys1.cache1.overall_mshr_hits::total 3933 # number of overall MSHR hits
system.l1subsys1.cache1.ReadReq_mshr_misses::l0subsys3.tester0 31946 # number of ReadReq MSHR misses
system.l1subsys1.cache1.ReadReq_mshr_misses::l0subsys3.tester1 30728 # number of ReadReq MSHR misses
system.l1subsys1.cache1.ReadReq_mshr_misses::total 62674 # number of ReadReq MSHR misses
system.l1subsys1.cache1.WriteReq_mshr_misses::l0subsys3.tester0 21861 # number of WriteReq MSHR misses
system.l1subsys1.cache1.WriteReq_mshr_misses::l0subsys3.tester1 21080 # number of WriteReq MSHR misses
system.l1subsys1.cache1.WriteReq_mshr_misses::total 42941 # number of WriteReq MSHR misses
system.l1subsys1.cache1.demand_mshr_misses::l0subsys3.tester0 53807 # number of demand (read+write) MSHR misses
system.l1subsys1.cache1.demand_mshr_misses::l0subsys3.tester1 51808 # number of demand (read+write) MSHR misses
system.l1subsys1.cache1.demand_mshr_misses::total 105615 # number of demand (read+write) MSHR misses
system.l1subsys1.cache1.overall_mshr_misses::l0subsys3.tester0 53807 # number of overall MSHR misses
system.l1subsys1.cache1.overall_mshr_misses::l0subsys3.tester1 51808 # number of overall MSHR misses
system.l1subsys1.cache1.overall_mshr_misses::total 105615 # number of overall MSHR misses
system.l1subsys1.cache1.ReadReq_mshr_miss_latency::l0subsys3.tester0 2943009333 # number of ReadReq MSHR miss cycles
system.l1subsys1.cache1.ReadReq_mshr_miss_latency::l0subsys3.tester1 2838633361 # number of ReadReq MSHR miss cycles
system.l1subsys1.cache1.ReadReq_mshr_miss_latency::total 5781642694 # number of ReadReq MSHR miss cycles
system.l1subsys1.cache1.WriteReq_mshr_miss_latency::l0subsys3.tester0 1816893974 # number of WriteReq MSHR miss cycles
system.l1subsys1.cache1.WriteReq_mshr_miss_latency::l0subsys3.tester1 1757317060 # number of WriteReq MSHR miss cycles
system.l1subsys1.cache1.WriteReq_mshr_miss_latency::total 3574211034 # number of WriteReq MSHR miss cycles
system.l1subsys1.cache1.demand_mshr_miss_latency::l0subsys3.tester0 4759903307 # number of demand (read+write) MSHR miss cycles
system.l1subsys1.cache1.demand_mshr_miss_latency::l0subsys3.tester1 4595950421 # number of demand (read+write) MSHR miss cycles
system.l1subsys1.cache1.demand_mshr_miss_latency::total 9355853728 # number of demand (read+write) MSHR miss cycles
system.l1subsys1.cache1.overall_mshr_miss_latency::l0subsys3.tester0 4759903307 # number of overall MSHR miss cycles
system.l1subsys1.cache1.overall_mshr_miss_latency::l0subsys3.tester1 4595950421 # number of overall MSHR miss cycles
system.l1subsys1.cache1.overall_mshr_miss_latency::total 9355853728 # number of overall MSHR miss cycles
system.l1subsys1.cache1.ReadReq_mshr_miss_rate::l0subsys3.tester0 0.754155 # mshr miss rate for ReadReq accesses
system.l1subsys1.cache1.ReadReq_mshr_miss_rate::l0subsys3.tester1 0.749555 # mshr miss rate for ReadReq accesses
system.l1subsys1.cache1.ReadReq_mshr_miss_rate::total 0.751893 # mshr miss rate for ReadReq accesses
system.l1subsys1.cache1.WriteReq_mshr_miss_rate::l0subsys3.tester0 0.924160 # mshr miss rate for WriteReq accesses
system.l1subsys1.cache1.WriteReq_mshr_miss_rate::l0subsys3.tester1 0.925414 # mshr miss rate for WriteReq accesses
system.l1subsys1.cache1.WriteReq_mshr_miss_rate::total 0.924775 # mshr miss rate for WriteReq accesses
system.l1subsys1.cache1.demand_mshr_miss_rate::l0subsys3.tester0 0.815072 # mshr miss rate for demand accesses
system.l1subsys1.cache1.demand_mshr_miss_rate::l0subsys3.tester1 0.812369 # mshr miss rate for demand accesses
system.l1subsys1.cache1.demand_mshr_miss_rate::total 0.813744 # mshr miss rate for demand accesses
system.l1subsys1.cache1.overall_mshr_miss_rate::l0subsys3.tester0 0.815072 # mshr miss rate for overall accesses
system.l1subsys1.cache1.overall_mshr_miss_rate::l0subsys3.tester1 0.812369 # mshr miss rate for overall accesses
system.l1subsys1.cache1.overall_mshr_miss_rate::total 0.813744 # mshr miss rate for overall accesses
system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::l0subsys3.tester0 92124.501753 # average ReadReq mshr miss latency
system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::l0subsys3.tester1 92379.372592 # average ReadReq mshr miss latency
system.l1subsys1.cache1.ReadReq_avg_mshr_miss_latency::total 92249.460606 # average ReadReq mshr miss latency
system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::l0subsys3.tester0 83111.201409 # average WriteReq mshr miss latency
system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::l0subsys3.tester1 83364.186907 # average WriteReq mshr miss latency
system.l1subsys1.cache1.WriteReq_avg_mshr_miss_latency::total 83235.393540 # average WriteReq mshr miss latency
system.l1subsys1.cache1.demand_avg_mshr_miss_latency::l0subsys3.tester0 88462.529169 # average overall mshr miss latency
system.l1subsys1.cache1.demand_avg_mshr_miss_latency::l0subsys3.tester1 88711.211029 # average overall mshr miss latency
system.l1subsys1.cache1.demand_avg_mshr_miss_latency::total 88584.516669 # average overall mshr miss latency
system.l1subsys1.cache1.overall_avg_mshr_miss_latency::l0subsys3.tester0 88462.529169 # average overall mshr miss latency
system.l1subsys1.cache1.overall_avg_mshr_miss_latency::l0subsys3.tester1 88711.211029 # average overall mshr miss latency
system.l1subsys1.cache1.overall_avg_mshr_miss_latency::total 88584.516669 # average overall mshr miss latency
system.l1subsys1.xbar.snoop_filter.tot_requests 339288 # Total number of requests made to the snoop filter.
system.l1subsys1.xbar.snoop_filter.hit_single_requests 160503 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1subsys1.xbar.snoop_filter.hit_multi_requests 8795 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1subsys1.xbar.snoop_filter.tot_snoops 114270 # Total number of snoops made to the snoop filter.
system.l1subsys1.xbar.snoop_filter.hit_single_snoops 97861 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1subsys1.xbar.snoop_filter.hit_multi_snoops 16409 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1subsys1.xbar.trans_dist::ReadResp 151000 # Transaction distribution
system.l1subsys1.xbar.trans_dist::ReadRespWithInvalidate 3767 # Transaction distribution
system.l1subsys1.xbar.trans_dist::WritebackDirty 90510 # Transaction distribution
system.l1subsys1.xbar.trans_dist::CleanEvict 163308 # Transaction distribution
system.l1subsys1.xbar.trans_dist::UpgradeReq 39129 # Transaction distribution
system.l1subsys1.xbar.trans_dist::UpgradeResp 23998 # Transaction distribution
system.l1subsys1.xbar.trans_dist::ReadExReq 98068 # Transaction distribution
system.l1subsys1.xbar.trans_dist::ReadExResp 90220 # Transaction distribution
system.l1subsys1.xbar.trans_dist::ReadSharedReq 164629 # Transaction distribution
system.l1subsys1.xbar.pkt_count_system.l1subsys1.cache0.mem_side::system.l2subsys0.cache2.cpu_side 294526 # Packet count per connected master and slave (bytes)
system.l1subsys1.xbar.pkt_count_system.l1subsys1.cache1.mem_side::system.l2subsys0.cache2.cpu_side 298625 # Packet count per connected master and slave (bytes)
system.l1subsys1.xbar.pkt_count::total 593151 # Packet count per connected master and slave (bytes)
system.l1subsys1.xbar.pkt_size_system.l1subsys1.cache0.mem_side::system.l2subsys0.cache2.cpu_side 8784576 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys1.xbar.pkt_size_system.l1subsys1.cache1.mem_side::system.l2subsys0.cache2.cpu_side 8958272 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys1.xbar.pkt_size::total 17742848 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys1.xbar.snoops 288962 # Total snoops (count)
system.l1subsys1.xbar.snoop_fanout::samples 427858 # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::mean 0.369602 # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::stdev 0.556507 # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::0 286130 66.87% 66.87% # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::1 125319 29.29% 96.16% # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::2 16409 3.84% 100.00% # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::max_value 2 # Request fanout histogram
system.l1subsys1.xbar.snoop_fanout::total 427858 # Request fanout histogram
system.l1subsys1.xbar.reqLayer0.occupancy 528036324 # Layer occupancy (ticks)
system.l1subsys1.xbar.reqLayer0.utilization 5.3 # Layer utilization (%)
system.l1subsys1.xbar.snoopLayer0.occupancy 174007827 # Layer occupancy (ticks)
system.l1subsys1.xbar.snoopLayer0.utilization 1.7 # Layer utilization (%)
system.l1subsys1.xbar.respLayer0.occupancy 305008955 # Layer occupancy (ticks)
system.l1subsys1.xbar.respLayer0.utilization 3.1 # Layer utilization (%)
system.l1subsys1.xbar.respLayer1.occupancy 309946184 # Layer occupancy (ticks)
system.l1subsys1.xbar.respLayer1.utilization 3.1 # Layer utilization (%)
system.l1subsys2.cache0.tags.replacements 65353 # number of replacements
system.l1subsys2.cache0.tags.tagsinuse 504.458871 # Cycle average of tags in use
system.l1subsys2.cache0.tags.total_refs 33188 # Total number of references to valid blocks.
system.l1subsys2.cache0.tags.sampled_refs 65858 # Sample count of references to valid blocks.
system.l1subsys2.cache0.tags.avg_refs 0.503933 # Average number of references to valid blocks.
system.l1subsys2.cache0.tags.warmup_cycle 466915000 # Cycle when the warmup percentage was hit.
system.l1subsys2.cache0.tags.occ_blocks::l0subsys4.tester0 261.436019 # Average occupied blocks per requestor
system.l1subsys2.cache0.tags.occ_blocks::l0subsys4.tester1 243.022852 # Average occupied blocks per requestor
system.l1subsys2.cache0.tags.occ_percent::l0subsys4.tester0 0.510617 # Average percentage of cache occupancy
system.l1subsys2.cache0.tags.occ_percent::l0subsys4.tester1 0.474654 # Average percentage of cache occupancy
system.l1subsys2.cache0.tags.occ_percent::total 0.985271 # Average percentage of cache occupancy
system.l1subsys2.cache0.tags.occ_task_id_blocks::1024 505 # Occupied blocks per task id
system.l1subsys2.cache0.tags.age_task_id_blocks_1024::0 21 # Occupied blocks per task id
system.l1subsys2.cache0.tags.age_task_id_blocks_1024::1 456 # Occupied blocks per task id
system.l1subsys2.cache0.tags.age_task_id_blocks_1024::2 28 # Occupied blocks per task id
system.l1subsys2.cache0.tags.occ_task_id_percent::1024 0.986328 # Percentage of cache occupancy per task id
system.l1subsys2.cache0.tags.tag_accesses 629863 # Number of tag accesses
system.l1subsys2.cache0.tags.data_accesses 629863 # Number of data accesses
system.l1subsys2.cache0.ReadReq_hits::l0subsys4.tester0 10527 # number of ReadReq hits
system.l1subsys2.cache0.ReadReq_hits::l0subsys4.tester1 10271 # number of ReadReq hits
system.l1subsys2.cache0.ReadReq_hits::total 20798 # number of ReadReq hits
system.l1subsys2.cache0.WriteReq_hits::l0subsys4.tester0 1671 # number of WriteReq hits
system.l1subsys2.cache0.WriteReq_hits::l0subsys4.tester1 1543 # number of WriteReq hits
system.l1subsys2.cache0.WriteReq_hits::total 3214 # number of WriteReq hits
system.l1subsys2.cache0.demand_hits::l0subsys4.tester0 12198 # number of demand (read+write) hits
system.l1subsys2.cache0.demand_hits::l0subsys4.tester1 11814 # number of demand (read+write) hits
system.l1subsys2.cache0.demand_hits::total 24012 # number of demand (read+write) hits
system.l1subsys2.cache0.overall_hits::l0subsys4.tester0 12198 # number of overall hits
system.l1subsys2.cache0.overall_hits::l0subsys4.tester1 11814 # number of overall hits
system.l1subsys2.cache0.overall_hits::total 24012 # number of overall hits
system.l1subsys2.cache0.ReadReq_misses::l0subsys4.tester0 32645 # number of ReadReq misses
system.l1subsys2.cache0.ReadReq_misses::l0subsys4.tester1 32064 # number of ReadReq misses
system.l1subsys2.cache0.ReadReq_misses::total 64709 # number of ReadReq misses
system.l1subsys2.cache0.WriteReq_misses::l0subsys4.tester0 22341 # number of WriteReq misses
system.l1subsys2.cache0.WriteReq_misses::l0subsys4.tester1 21878 # number of WriteReq misses
system.l1subsys2.cache0.WriteReq_misses::total 44219 # number of WriteReq misses
system.l1subsys2.cache0.demand_misses::l0subsys4.tester0 54986 # number of demand (read+write) misses
system.l1subsys2.cache0.demand_misses::l0subsys4.tester1 53942 # number of demand (read+write) misses
system.l1subsys2.cache0.demand_misses::total 108928 # number of demand (read+write) misses
system.l1subsys2.cache0.overall_misses::l0subsys4.tester0 54986 # number of overall misses
system.l1subsys2.cache0.overall_misses::l0subsys4.tester1 53942 # number of overall misses
system.l1subsys2.cache0.overall_misses::total 108928 # number of overall misses
system.l1subsys2.cache0.ReadReq_miss_latency::l0subsys4.tester0 3071371580 # number of ReadReq miss cycles
system.l1subsys2.cache0.ReadReq_miss_latency::l0subsys4.tester1 2941118083 # number of ReadReq miss cycles
system.l1subsys2.cache0.ReadReq_miss_latency::total 6012489663 # number of ReadReq miss cycles
system.l1subsys2.cache0.WriteReq_miss_latency::l0subsys4.tester0 1903624532 # number of WriteReq miss cycles
system.l1subsys2.cache0.WriteReq_miss_latency::l0subsys4.tester1 1804246122 # number of WriteReq miss cycles
system.l1subsys2.cache0.WriteReq_miss_latency::total 3707870654 # number of WriteReq miss cycles
system.l1subsys2.cache0.demand_miss_latency::l0subsys4.tester0 4974996112 # number of demand (read+write) miss cycles
system.l1subsys2.cache0.demand_miss_latency::l0subsys4.tester1 4745364205 # number of demand (read+write) miss cycles
system.l1subsys2.cache0.demand_miss_latency::total 9720360317 # number of demand (read+write) miss cycles
system.l1subsys2.cache0.overall_miss_latency::l0subsys4.tester0 4974996112 # number of overall miss cycles
system.l1subsys2.cache0.overall_miss_latency::l0subsys4.tester1 4745364205 # number of overall miss cycles
system.l1subsys2.cache0.overall_miss_latency::total 9720360317 # number of overall miss cycles
system.l1subsys2.cache0.ReadReq_accesses::l0subsys4.tester0 43172 # number of ReadReq accesses(hits+misses)
system.l1subsys2.cache0.ReadReq_accesses::l0subsys4.tester1 42335 # number of ReadReq accesses(hits+misses)
system.l1subsys2.cache0.ReadReq_accesses::total 85507 # number of ReadReq accesses(hits+misses)
system.l1subsys2.cache0.WriteReq_accesses::l0subsys4.tester0 24012 # number of WriteReq accesses(hits+misses)
system.l1subsys2.cache0.WriteReq_accesses::l0subsys4.tester1 23421 # number of WriteReq accesses(hits+misses)
system.l1subsys2.cache0.WriteReq_accesses::total 47433 # number of WriteReq accesses(hits+misses)
system.l1subsys2.cache0.demand_accesses::l0subsys4.tester0 67184 # number of demand (read+write) accesses
system.l1subsys2.cache0.demand_accesses::l0subsys4.tester1 65756 # number of demand (read+write) accesses
system.l1subsys2.cache0.demand_accesses::total 132940 # number of demand (read+write) accesses
system.l1subsys2.cache0.overall_accesses::l0subsys4.tester0 67184 # number of overall (read+write) accesses
system.l1subsys2.cache0.overall_accesses::l0subsys4.tester1 65756 # number of overall (read+write) accesses
system.l1subsys2.cache0.overall_accesses::total 132940 # number of overall (read+write) accesses
system.l1subsys2.cache0.ReadReq_miss_rate::l0subsys4.tester0 0.756161 # miss rate for ReadReq accesses
system.l1subsys2.cache0.ReadReq_miss_rate::l0subsys4.tester1 0.757388 # miss rate for ReadReq accesses
system.l1subsys2.cache0.ReadReq_miss_rate::total 0.756768 # miss rate for ReadReq accesses
system.l1subsys2.cache0.WriteReq_miss_rate::l0subsys4.tester0 0.930410 # miss rate for WriteReq accesses
system.l1subsys2.cache0.WriteReq_miss_rate::l0subsys4.tester1 0.934119 # miss rate for WriteReq accesses
system.l1subsys2.cache0.WriteReq_miss_rate::total 0.932241 # miss rate for WriteReq accesses
system.l1subsys2.cache0.demand_miss_rate::l0subsys4.tester0 0.818439 # miss rate for demand accesses
system.l1subsys2.cache0.demand_miss_rate::l0subsys4.tester1 0.820336 # miss rate for demand accesses
system.l1subsys2.cache0.demand_miss_rate::total 0.819377 # miss rate for demand accesses
system.l1subsys2.cache0.overall_miss_rate::l0subsys4.tester0 0.818439 # miss rate for overall accesses
system.l1subsys2.cache0.overall_miss_rate::l0subsys4.tester1 0.820336 # miss rate for overall accesses
system.l1subsys2.cache0.overall_miss_rate::total 0.819377 # miss rate for overall accesses
system.l1subsys2.cache0.ReadReq_avg_miss_latency::l0subsys4.tester0 94083.981620 # average ReadReq miss latency
system.l1subsys2.cache0.ReadReq_avg_miss_latency::l0subsys4.tester1 91726.487120 # average ReadReq miss latency
system.l1subsys2.cache0.ReadReq_avg_miss_latency::total 92915.817939 # average ReadReq miss latency
system.l1subsys2.cache0.WriteReq_avg_miss_latency::l0subsys4.tester0 85207.668949 # average WriteReq miss latency
system.l1subsys2.cache0.WriteReq_avg_miss_latency::l0subsys4.tester1 82468.512753 # average WriteReq miss latency
system.l1subsys2.cache0.WriteReq_avg_miss_latency::total 83852.431172 # average WriteReq miss latency
system.l1subsys2.cache0.demand_avg_miss_latency::l0subsys4.tester0 90477.505401 # average overall miss latency
system.l1subsys2.cache0.demand_avg_miss_latency::l0subsys4.tester1 87971.602925 # average overall miss latency
system.l1subsys2.cache0.demand_avg_miss_latency::total 89236.562840 # average overall miss latency
system.l1subsys2.cache0.overall_avg_miss_latency::l0subsys4.tester0 90477.505401 # average overall miss latency
system.l1subsys2.cache0.overall_avg_miss_latency::l0subsys4.tester1 87971.602925 # average overall miss latency
system.l1subsys2.cache0.overall_avg_miss_latency::total 89236.562840 # average overall miss latency
system.l1subsys2.cache0.blocked_cycles::no_mshrs 258782 # number of cycles access was blocked
system.l1subsys2.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l1subsys2.cache0.blocked::no_mshrs 7946 # number of cycles access was blocked
system.l1subsys2.cache0.blocked::no_targets 0 # number of cycles access was blocked
system.l1subsys2.cache0.avg_blocked_cycles::no_mshrs 32.567581 # average number of cycles each access was blocked
system.l1subsys2.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l1subsys2.cache0.writebacks::writebacks 23544 # number of writebacks
system.l1subsys2.cache0.writebacks::total 23544 # number of writebacks
system.l1subsys2.cache0.ReadReq_mshr_hits::l0subsys4.tester0 1133 # number of ReadReq MSHR hits
system.l1subsys2.cache0.ReadReq_mshr_hits::l0subsys4.tester1 1138 # number of ReadReq MSHR hits
system.l1subsys2.cache0.ReadReq_mshr_hits::total 2271 # number of ReadReq MSHR hits
system.l1subsys2.cache0.WriteReq_mshr_hits::l0subsys4.tester0 612 # number of WriteReq MSHR hits
system.l1subsys2.cache0.WriteReq_mshr_hits::l0subsys4.tester1 631 # number of WriteReq MSHR hits
system.l1subsys2.cache0.WriteReq_mshr_hits::total 1243 # number of WriteReq MSHR hits
system.l1subsys2.cache0.demand_mshr_hits::l0subsys4.tester0 1745 # number of demand (read+write) MSHR hits
system.l1subsys2.cache0.demand_mshr_hits::l0subsys4.tester1 1769 # number of demand (read+write) MSHR hits
system.l1subsys2.cache0.demand_mshr_hits::total 3514 # number of demand (read+write) MSHR hits
system.l1subsys2.cache0.overall_mshr_hits::l0subsys4.tester0 1745 # number of overall MSHR hits
system.l1subsys2.cache0.overall_mshr_hits::l0subsys4.tester1 1769 # number of overall MSHR hits
system.l1subsys2.cache0.overall_mshr_hits::total 3514 # number of overall MSHR hits
system.l1subsys2.cache0.ReadReq_mshr_misses::l0subsys4.tester0 31512 # number of ReadReq MSHR misses
system.l1subsys2.cache0.ReadReq_mshr_misses::l0subsys4.tester1 30926 # number of ReadReq MSHR misses
system.l1subsys2.cache0.ReadReq_mshr_misses::total 62438 # number of ReadReq MSHR misses
system.l1subsys2.cache0.WriteReq_mshr_misses::l0subsys4.tester0 21729 # number of WriteReq MSHR misses
system.l1subsys2.cache0.WriteReq_mshr_misses::l0subsys4.tester1 21247 # number of WriteReq MSHR misses
system.l1subsys2.cache0.WriteReq_mshr_misses::total 42976 # number of WriteReq MSHR misses
system.l1subsys2.cache0.demand_mshr_misses::l0subsys4.tester0 53241 # number of demand (read+write) MSHR misses
system.l1subsys2.cache0.demand_mshr_misses::l0subsys4.tester1 52173 # number of demand (read+write) MSHR misses
system.l1subsys2.cache0.demand_mshr_misses::total 105414 # number of demand (read+write) MSHR misses
system.l1subsys2.cache0.overall_mshr_misses::l0subsys4.tester0 53241 # number of overall MSHR misses
system.l1subsys2.cache0.overall_mshr_misses::l0subsys4.tester1 52173 # number of overall MSHR misses
system.l1subsys2.cache0.overall_mshr_misses::total 105414 # number of overall MSHR misses
system.l1subsys2.cache0.ReadReq_mshr_miss_latency::l0subsys4.tester0 3015074118 # number of ReadReq MSHR miss cycles
system.l1subsys2.cache0.ReadReq_mshr_miss_latency::l0subsys4.tester1 2885020824 # number of ReadReq MSHR miss cycles
system.l1subsys2.cache0.ReadReq_mshr_miss_latency::total 5900094942 # number of ReadReq MSHR miss cycles
system.l1subsys2.cache0.WriteReq_mshr_miss_latency::l0subsys4.tester0 1873671122 # number of WriteReq MSHR miss cycles
system.l1subsys2.cache0.WriteReq_mshr_miss_latency::l0subsys4.tester1 1773541684 # number of WriteReq MSHR miss cycles
system.l1subsys2.cache0.WriteReq_mshr_miss_latency::total 3647212806 # number of WriteReq MSHR miss cycles
system.l1subsys2.cache0.demand_mshr_miss_latency::l0subsys4.tester0 4888745240 # number of demand (read+write) MSHR miss cycles
system.l1subsys2.cache0.demand_mshr_miss_latency::l0subsys4.tester1 4658562508 # number of demand (read+write) MSHR miss cycles
system.l1subsys2.cache0.demand_mshr_miss_latency::total 9547307748 # number of demand (read+write) MSHR miss cycles
system.l1subsys2.cache0.overall_mshr_miss_latency::l0subsys4.tester0 4888745240 # number of overall MSHR miss cycles
system.l1subsys2.cache0.overall_mshr_miss_latency::l0subsys4.tester1 4658562508 # number of overall MSHR miss cycles
system.l1subsys2.cache0.overall_mshr_miss_latency::total 9547307748 # number of overall MSHR miss cycles
system.l1subsys2.cache0.ReadReq_mshr_miss_rate::l0subsys4.tester0 0.729918 # mshr miss rate for ReadReq accesses
system.l1subsys2.cache0.ReadReq_mshr_miss_rate::l0subsys4.tester1 0.730507 # mshr miss rate for ReadReq accesses
system.l1subsys2.cache0.ReadReq_mshr_miss_rate::total 0.730209 # mshr miss rate for ReadReq accesses
system.l1subsys2.cache0.WriteReq_mshr_miss_rate::l0subsys4.tester0 0.904923 # mshr miss rate for WriteReq accesses
system.l1subsys2.cache0.WriteReq_mshr_miss_rate::l0subsys4.tester1 0.907177 # mshr miss rate for WriteReq accesses
system.l1subsys2.cache0.WriteReq_mshr_miss_rate::total 0.906036 # mshr miss rate for WriteReq accesses
system.l1subsys2.cache0.demand_mshr_miss_rate::l0subsys4.tester0 0.792465 # mshr miss rate for demand accesses
system.l1subsys2.cache0.demand_mshr_miss_rate::l0subsys4.tester1 0.793433 # mshr miss rate for demand accesses
system.l1subsys2.cache0.demand_mshr_miss_rate::total 0.792944 # mshr miss rate for demand accesses
system.l1subsys2.cache0.overall_mshr_miss_rate::l0subsys4.tester0 0.792465 # mshr miss rate for overall accesses
system.l1subsys2.cache0.overall_mshr_miss_rate::l0subsys4.tester1 0.793433 # mshr miss rate for overall accesses
system.l1subsys2.cache0.overall_mshr_miss_rate::total 0.792944 # mshr miss rate for overall accesses
system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::l0subsys4.tester0 95680.189071 # average ReadReq mshr miss latency
system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::l0subsys4.tester1 93287.875057 # average ReadReq mshr miss latency
system.l1subsys2.cache0.ReadReq_avg_mshr_miss_latency::total 94495.258368 # average ReadReq mshr miss latency
system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::l0subsys4.tester0 86229.054351 # average WriteReq mshr miss latency
system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::l0subsys4.tester1 83472.569492 # average WriteReq mshr miss latency
system.l1subsys2.cache0.WriteReq_avg_mshr_miss_latency::total 84866.269685 # average WriteReq mshr miss latency
system.l1subsys2.cache0.demand_avg_mshr_miss_latency::l0subsys4.tester0 91822.941718 # average overall mshr miss latency
system.l1subsys2.cache0.demand_avg_mshr_miss_latency::l0subsys4.tester1 89290.677324 # average overall mshr miss latency
system.l1subsys2.cache0.demand_avg_mshr_miss_latency::total 90569.637316 # average overall mshr miss latency
system.l1subsys2.cache0.overall_avg_mshr_miss_latency::l0subsys4.tester0 91822.941718 # average overall mshr miss latency
system.l1subsys2.cache0.overall_avg_mshr_miss_latency::l0subsys4.tester1 89290.677324 # average overall mshr miss latency
system.l1subsys2.cache0.overall_avg_mshr_miss_latency::total 90569.637316 # average overall mshr miss latency
system.l1subsys2.cache1.tags.replacements 67065 # number of replacements
system.l1subsys2.cache1.tags.tagsinuse 502.741649 # Cycle average of tags in use
system.l1subsys2.cache1.tags.total_refs 30001 # Total number of references to valid blocks.
system.l1subsys2.cache1.tags.sampled_refs 67574 # Sample count of references to valid blocks.
system.l1subsys2.cache1.tags.avg_refs 0.443973 # Average number of references to valid blocks.
system.l1subsys2.cache1.tags.warmup_cycle 917087000 # Cycle when the warmup percentage was hit.
system.l1subsys2.cache1.tags.occ_blocks::l0subsys5.tester0 252.168064 # Average occupied blocks per requestor
system.l1subsys2.cache1.tags.occ_blocks::l0subsys5.tester1 250.573585 # Average occupied blocks per requestor
system.l1subsys2.cache1.tags.occ_percent::l0subsys5.tester0 0.492516 # Average percentage of cache occupancy
system.l1subsys2.cache1.tags.occ_percent::l0subsys5.tester1 0.489402 # Average percentage of cache occupancy
system.l1subsys2.cache1.tags.occ_percent::total 0.981917 # Average percentage of cache occupancy
system.l1subsys2.cache1.tags.occ_task_id_blocks::1024 509 # Occupied blocks per task id
system.l1subsys2.cache1.tags.age_task_id_blocks_1024::0 194 # Occupied blocks per task id
system.l1subsys2.cache1.tags.age_task_id_blocks_1024::1 245 # Occupied blocks per task id
system.l1subsys2.cache1.tags.age_task_id_blocks_1024::2 70 # Occupied blocks per task id
system.l1subsys2.cache1.tags.occ_task_id_percent::1024 0.994141 # Percentage of cache occupancy per task id
system.l1subsys2.cache1.tags.tag_accesses 630788 # Number of tag accesses
system.l1subsys2.cache1.tags.data_accesses 630788 # Number of data accesses
system.l1subsys2.cache1.ReadReq_hits::l0subsys5.tester0 9835 # number of ReadReq hits
system.l1subsys2.cache1.ReadReq_hits::l0subsys5.tester1 9033 # number of ReadReq hits
system.l1subsys2.cache1.ReadReq_hits::total 18868 # number of ReadReq hits
system.l1subsys2.cache1.WriteReq_hits::l0subsys5.tester0 1234 # number of WriteReq hits
system.l1subsys2.cache1.WriteReq_hits::l0subsys5.tester1 1110 # number of WriteReq hits
system.l1subsys2.cache1.WriteReq_hits::total 2344 # number of WriteReq hits
system.l1subsys2.cache1.demand_hits::l0subsys5.tester0 11069 # number of demand (read+write) hits
system.l1subsys2.cache1.demand_hits::l0subsys5.tester1 10143 # number of demand (read+write) hits
system.l1subsys2.cache1.demand_hits::total 21212 # number of demand (read+write) hits
system.l1subsys2.cache1.overall_hits::l0subsys5.tester0 11069 # number of overall hits
system.l1subsys2.cache1.overall_hits::l0subsys5.tester1 10143 # number of overall hits
system.l1subsys2.cache1.overall_hits::total 21212 # number of overall hits
system.l1subsys2.cache1.ReadReq_misses::l0subsys5.tester0 33507 # number of ReadReq misses
system.l1subsys2.cache1.ReadReq_misses::l0subsys5.tester1 33136 # number of ReadReq misses
system.l1subsys2.cache1.ReadReq_misses::total 66643 # number of ReadReq misses
system.l1subsys2.cache1.WriteReq_misses::l0subsys5.tester0 22543 # number of WriteReq misses
system.l1subsys2.cache1.WriteReq_misses::l0subsys5.tester1 22029 # number of WriteReq misses
system.l1subsys2.cache1.WriteReq_misses::total 44572 # number of WriteReq misses
system.l1subsys2.cache1.demand_misses::l0subsys5.tester0 56050 # number of demand (read+write) misses
system.l1subsys2.cache1.demand_misses::l0subsys5.tester1 55165 # number of demand (read+write) misses
system.l1subsys2.cache1.demand_misses::total 111215 # number of demand (read+write) misses
system.l1subsys2.cache1.overall_misses::l0subsys5.tester0 56050 # number of overall misses
system.l1subsys2.cache1.overall_misses::l0subsys5.tester1 55165 # number of overall misses
system.l1subsys2.cache1.overall_misses::total 111215 # number of overall misses
system.l1subsys2.cache1.ReadReq_miss_latency::l0subsys5.tester0 3090757790 # number of ReadReq miss cycles
system.l1subsys2.cache1.ReadReq_miss_latency::l0subsys5.tester1 3059427771 # number of ReadReq miss cycles
system.l1subsys2.cache1.ReadReq_miss_latency::total 6150185561 # number of ReadReq miss cycles
system.l1subsys2.cache1.WriteReq_miss_latency::l0subsys5.tester0 1875123029 # number of WriteReq miss cycles
system.l1subsys2.cache1.WriteReq_miss_latency::l0subsys5.tester1 1846091566 # number of WriteReq miss cycles
system.l1subsys2.cache1.WriteReq_miss_latency::total 3721214595 # number of WriteReq miss cycles
system.l1subsys2.cache1.demand_miss_latency::l0subsys5.tester0 4965880819 # number of demand (read+write) miss cycles
system.l1subsys2.cache1.demand_miss_latency::l0subsys5.tester1 4905519337 # number of demand (read+write) miss cycles
system.l1subsys2.cache1.demand_miss_latency::total 9871400156 # number of demand (read+write) miss cycles
system.l1subsys2.cache1.overall_miss_latency::l0subsys5.tester0 4965880819 # number of overall miss cycles
system.l1subsys2.cache1.overall_miss_latency::l0subsys5.tester1 4905519337 # number of overall miss cycles
system.l1subsys2.cache1.overall_miss_latency::total 9871400156 # number of overall miss cycles
system.l1subsys2.cache1.ReadReq_accesses::l0subsys5.tester0 43342 # number of ReadReq accesses(hits+misses)
system.l1subsys2.cache1.ReadReq_accesses::l0subsys5.tester1 42169 # number of ReadReq accesses(hits+misses)
system.l1subsys2.cache1.ReadReq_accesses::total 85511 # number of ReadReq accesses(hits+misses)
system.l1subsys2.cache1.WriteReq_accesses::l0subsys5.tester0 23777 # number of WriteReq accesses(hits+misses)
system.l1subsys2.cache1.WriteReq_accesses::l0subsys5.tester1 23139 # number of WriteReq accesses(hits+misses)
system.l1subsys2.cache1.WriteReq_accesses::total 46916 # number of WriteReq accesses(hits+misses)
system.l1subsys2.cache1.demand_accesses::l0subsys5.tester0 67119 # number of demand (read+write) accesses
system.l1subsys2.cache1.demand_accesses::l0subsys5.tester1 65308 # number of demand (read+write) accesses
system.l1subsys2.cache1.demand_accesses::total 132427 # number of demand (read+write) accesses
system.l1subsys2.cache1.overall_accesses::l0subsys5.tester0 67119 # number of overall (read+write) accesses
system.l1subsys2.cache1.overall_accesses::l0subsys5.tester1 65308 # number of overall (read+write) accesses
system.l1subsys2.cache1.overall_accesses::total 132427 # number of overall (read+write) accesses
system.l1subsys2.cache1.ReadReq_miss_rate::l0subsys5.tester0 0.773084 # miss rate for ReadReq accesses
system.l1subsys2.cache1.ReadReq_miss_rate::l0subsys5.tester1 0.785791 # miss rate for ReadReq accesses
system.l1subsys2.cache1.ReadReq_miss_rate::total 0.779350 # miss rate for ReadReq accesses
system.l1subsys2.cache1.WriteReq_miss_rate::l0subsys5.tester0 0.948101 # miss rate for WriteReq accesses
system.l1subsys2.cache1.WriteReq_miss_rate::l0subsys5.tester1 0.952029 # miss rate for WriteReq accesses
system.l1subsys2.cache1.WriteReq_miss_rate::total 0.950038 # miss rate for WriteReq accesses
system.l1subsys2.cache1.demand_miss_rate::l0subsys5.tester0 0.835084 # miss rate for demand accesses
system.l1subsys2.cache1.demand_miss_rate::l0subsys5.tester1 0.844690 # miss rate for demand accesses
system.l1subsys2.cache1.demand_miss_rate::total 0.839821 # miss rate for demand accesses
system.l1subsys2.cache1.overall_miss_rate::l0subsys5.tester0 0.835084 # miss rate for overall accesses
system.l1subsys2.cache1.overall_miss_rate::l0subsys5.tester1 0.844690 # miss rate for overall accesses
system.l1subsys2.cache1.overall_miss_rate::total 0.839821 # miss rate for overall accesses
system.l1subsys2.cache1.ReadReq_avg_miss_latency::l0subsys5.tester0 92242.152088 # average ReadReq miss latency
system.l1subsys2.cache1.ReadReq_avg_miss_latency::l0subsys5.tester1 92329.423316 # average ReadReq miss latency
system.l1subsys2.cache1.ReadReq_avg_miss_latency::total 92285.544783 # average ReadReq miss latency
system.l1subsys2.cache1.WriteReq_avg_miss_latency::l0subsys5.tester0 83179.835381 # average WriteReq miss latency
system.l1subsys2.cache1.WriteReq_avg_miss_latency::l0subsys5.tester1 83802.785692 # average WriteReq miss latency
system.l1subsys2.cache1.WriteReq_avg_miss_latency::total 83487.718635 # average WriteReq miss latency
system.l1subsys2.cache1.demand_avg_miss_latency::l0subsys5.tester0 88597.338430 # average overall miss latency
system.l1subsys2.cache1.demand_avg_miss_latency::l0subsys5.tester1 88924.487211 # average overall miss latency
system.l1subsys2.cache1.demand_avg_miss_latency::total 88759.611168 # average overall miss latency
system.l1subsys2.cache1.overall_avg_miss_latency::l0subsys5.tester0 88597.338430 # average overall miss latency
system.l1subsys2.cache1.overall_avg_miss_latency::l0subsys5.tester1 88924.487211 # average overall miss latency
system.l1subsys2.cache1.overall_avg_miss_latency::total 88759.611168 # average overall miss latency
system.l1subsys2.cache1.blocked_cycles::no_mshrs 248353 # number of cycles access was blocked
system.l1subsys2.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l1subsys2.cache1.blocked::no_mshrs 7598 # number of cycles access was blocked
system.l1subsys2.cache1.blocked::no_targets 0 # number of cycles access was blocked
system.l1subsys2.cache1.avg_blocked_cycles::no_mshrs 32.686628 # average number of cycles each access was blocked
system.l1subsys2.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l1subsys2.cache1.writebacks::writebacks 23828 # number of writebacks
system.l1subsys2.cache1.writebacks::total 23828 # number of writebacks
system.l1subsys2.cache1.ReadReq_mshr_hits::l0subsys5.tester0 949 # number of ReadReq MSHR hits
system.l1subsys2.cache1.ReadReq_mshr_hits::l0subsys5.tester1 1026 # number of ReadReq MSHR hits
system.l1subsys2.cache1.ReadReq_mshr_hits::total 1975 # number of ReadReq MSHR hits
system.l1subsys2.cache1.WriteReq_mshr_hits::l0subsys5.tester0 516 # number of WriteReq MSHR hits
system.l1subsys2.cache1.WriteReq_mshr_hits::l0subsys5.tester1 532 # number of WriteReq MSHR hits
system.l1subsys2.cache1.WriteReq_mshr_hits::total 1048 # number of WriteReq MSHR hits
system.l1subsys2.cache1.demand_mshr_hits::l0subsys5.tester0 1465 # number of demand (read+write) MSHR hits
system.l1subsys2.cache1.demand_mshr_hits::l0subsys5.tester1 1558 # number of demand (read+write) MSHR hits
system.l1subsys2.cache1.demand_mshr_hits::total 3023 # number of demand (read+write) MSHR hits
system.l1subsys2.cache1.overall_mshr_hits::l0subsys5.tester0 1465 # number of overall MSHR hits
system.l1subsys2.cache1.overall_mshr_hits::l0subsys5.tester1 1558 # number of overall MSHR hits
system.l1subsys2.cache1.overall_mshr_hits::total 3023 # number of overall MSHR hits
system.l1subsys2.cache1.ReadReq_mshr_misses::l0subsys5.tester0 32558 # number of ReadReq MSHR misses
system.l1subsys2.cache1.ReadReq_mshr_misses::l0subsys5.tester1 32110 # number of ReadReq MSHR misses
system.l1subsys2.cache1.ReadReq_mshr_misses::total 64668 # number of ReadReq MSHR misses
system.l1subsys2.cache1.WriteReq_mshr_misses::l0subsys5.tester0 22027 # number of WriteReq MSHR misses
system.l1subsys2.cache1.WriteReq_mshr_misses::l0subsys5.tester1 21497 # number of WriteReq MSHR misses
system.l1subsys2.cache1.WriteReq_mshr_misses::total 43524 # number of WriteReq MSHR misses
system.l1subsys2.cache1.demand_mshr_misses::l0subsys5.tester0 54585 # number of demand (read+write) MSHR misses
system.l1subsys2.cache1.demand_mshr_misses::l0subsys5.tester1 53607 # number of demand (read+write) MSHR misses
system.l1subsys2.cache1.demand_mshr_misses::total 108192 # number of demand (read+write) MSHR misses
system.l1subsys2.cache1.overall_mshr_misses::l0subsys5.tester0 54585 # number of overall MSHR misses
system.l1subsys2.cache1.overall_mshr_misses::l0subsys5.tester1 53607 # number of overall MSHR misses
system.l1subsys2.cache1.overall_mshr_misses::total 108192 # number of overall MSHR misses
system.l1subsys2.cache1.ReadReq_mshr_miss_latency::l0subsys5.tester0 3037433156 # number of ReadReq MSHR miss cycles
system.l1subsys2.cache1.ReadReq_mshr_miss_latency::l0subsys5.tester1 3005867164 # number of ReadReq MSHR miss cycles
system.l1subsys2.cache1.ReadReq_mshr_miss_latency::total 6043300320 # number of ReadReq MSHR miss cycles
system.l1subsys2.cache1.WriteReq_mshr_miss_latency::l0subsys5.tester0 1845702999 # number of WriteReq MSHR miss cycles
system.l1subsys2.cache1.WriteReq_mshr_miss_latency::l0subsys5.tester1 1817333709 # number of WriteReq MSHR miss cycles
system.l1subsys2.cache1.WriteReq_mshr_miss_latency::total 3663036708 # number of WriteReq MSHR miss cycles
system.l1subsys2.cache1.demand_mshr_miss_latency::l0subsys5.tester0 4883136155 # number of demand (read+write) MSHR miss cycles
system.l1subsys2.cache1.demand_mshr_miss_latency::l0subsys5.tester1 4823200873 # number of demand (read+write) MSHR miss cycles
system.l1subsys2.cache1.demand_mshr_miss_latency::total 9706337028 # number of demand (read+write) MSHR miss cycles
system.l1subsys2.cache1.overall_mshr_miss_latency::l0subsys5.tester0 4883136155 # number of overall MSHR miss cycles
system.l1subsys2.cache1.overall_mshr_miss_latency::l0subsys5.tester1 4823200873 # number of overall MSHR miss cycles
system.l1subsys2.cache1.overall_mshr_miss_latency::total 9706337028 # number of overall MSHR miss cycles
system.l1subsys2.cache1.ReadReq_mshr_miss_rate::l0subsys5.tester0 0.751188 # mshr miss rate for ReadReq accesses
system.l1subsys2.cache1.ReadReq_mshr_miss_rate::l0subsys5.tester1 0.761460 # mshr miss rate for ReadReq accesses
system.l1subsys2.cache1.ReadReq_mshr_miss_rate::total 0.756254 # mshr miss rate for ReadReq accesses
system.l1subsys2.cache1.WriteReq_mshr_miss_rate::l0subsys5.tester0 0.926399 # mshr miss rate for WriteReq accesses
system.l1subsys2.cache1.WriteReq_mshr_miss_rate::l0subsys5.tester1 0.929038 # mshr miss rate for WriteReq accesses
system.l1subsys2.cache1.WriteReq_mshr_miss_rate::total 0.927701 # mshr miss rate for WriteReq accesses
system.l1subsys2.cache1.demand_mshr_miss_rate::l0subsys5.tester0 0.813257 # mshr miss rate for demand accesses
system.l1subsys2.cache1.demand_mshr_miss_rate::l0subsys5.tester1 0.820834 # mshr miss rate for demand accesses
system.l1subsys2.cache1.demand_mshr_miss_rate::total 0.816994 # mshr miss rate for demand accesses
system.l1subsys2.cache1.overall_mshr_miss_rate::l0subsys5.tester0 0.813257 # mshr miss rate for overall accesses
system.l1subsys2.cache1.overall_mshr_miss_rate::l0subsys5.tester1 0.820834 # mshr miss rate for overall accesses
system.l1subsys2.cache1.overall_mshr_miss_rate::total 0.816994 # mshr miss rate for overall accesses
system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::l0subsys5.tester0 93292.989619 # average ReadReq mshr miss latency
system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::l0subsys5.tester1 93611.559140 # average ReadReq mshr miss latency
system.l1subsys2.cache1.ReadReq_avg_mshr_miss_latency::total 93451.170904 # average ReadReq mshr miss latency
system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::l0subsys5.tester0 83792.754302 # average WriteReq mshr miss latency
system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::l0subsys5.tester1 84538.945388 # average WriteReq mshr miss latency
system.l1subsys2.cache1.WriteReq_avg_mshr_miss_latency::total 84161.306589 # average WriteReq mshr miss latency
system.l1subsys2.cache1.demand_avg_mshr_miss_latency::l0subsys5.tester0 89459.304846 # average overall mshr miss latency
system.l1subsys2.cache1.demand_avg_mshr_miss_latency::l0subsys5.tester1 89973.340664 # average overall mshr miss latency
system.l1subsys2.cache1.demand_avg_mshr_miss_latency::total 89713.999445 # average overall mshr miss latency
system.l1subsys2.cache1.overall_avg_mshr_miss_latency::l0subsys5.tester0 89459.304846 # average overall mshr miss latency
system.l1subsys2.cache1.overall_avg_mshr_miss_latency::l0subsys5.tester1 89973.340664 # average overall mshr miss latency
system.l1subsys2.cache1.overall_avg_mshr_miss_latency::total 89713.999445 # average overall mshr miss latency
system.l1subsys2.xbar.snoop_filter.tot_requests 347420 # Total number of requests made to the snoop filter.
system.l1subsys2.xbar.snoop_filter.hit_single_requests 164404 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1subsys2.xbar.snoop_filter.hit_multi_requests 8459 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1subsys2.xbar.snoop_filter.tot_snoops 114014 # Total number of snoops made to the snoop filter.
system.l1subsys2.xbar.snoop_filter.hit_single_snoops 99574 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1subsys2.xbar.snoop_filter.hit_multi_snoops 14440 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1subsys2.xbar.trans_dist::ReadResp 152712 # Transaction distribution
system.l1subsys2.xbar.trans_dist::ReadRespWithInvalidate 3827 # Transaction distribution
system.l1subsys2.xbar.trans_dist::WritebackDirty 93911 # Transaction distribution
system.l1subsys2.xbar.trans_dist::CleanEvict 169169 # Transaction distribution
system.l1subsys2.xbar.trans_dist::UpgradeReq 39714 # Transaction distribution
system.l1subsys2.xbar.trans_dist::UpgradeResp 24494 # Transaction distribution
system.l1subsys2.xbar.trans_dist::ReadExReq 98494 # Transaction distribution
system.l1subsys2.xbar.trans_dist::ReadExResp 90450 # Transaction distribution
system.l1subsys2.xbar.trans_dist::ReadSharedReq 166204 # Transaction distribution
system.l1subsys2.xbar.pkt_count_system.l1subsys2.cache0.mem_side::system.l2subsys0.cache3.cpu_side 298570 # Packet count per connected master and slave (bytes)
system.l1subsys2.xbar.pkt_count_system.l1subsys2.cache1.mem_side::system.l2subsys0.cache3.cpu_side 306224 # Packet count per connected master and slave (bytes)
system.l1subsys2.xbar.pkt_count::total 604794 # Packet count per connected master and slave (bytes)
system.l1subsys2.xbar.pkt_size_system.l1subsys2.cache0.mem_side::system.l2subsys0.cache3.cpu_side 8902976 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys2.xbar.pkt_size_system.l1subsys2.cache1.mem_side::system.l2subsys0.cache3.cpu_side 9148608 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys2.xbar.pkt_size::total 18051584 # Cumulative packet size per connected master and slave (bytes)
system.l1subsys2.xbar.snoops 290665 # Total snoops (count)
system.l1subsys2.xbar.snoop_fanout::samples 435074 # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::mean 0.354188 # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::stdev 0.543249 # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::0 295416 67.90% 67.90% # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::1 125218 28.78% 96.68% # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::2 14440 3.32% 100.00% # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::max_value 2 # Request fanout histogram
system.l1subsys2.xbar.snoop_fanout::total 435074 # Request fanout histogram
system.l1subsys2.xbar.reqLayer0.occupancy 541007805 # Layer occupancy (ticks)
system.l1subsys2.xbar.reqLayer0.utilization 5.4 # Layer utilization (%)
system.l1subsys2.xbar.snoopLayer0.occupancy 170855469 # Layer occupancy (ticks)
system.l1subsys2.xbar.snoopLayer0.utilization 1.7 # Layer utilization (%)
system.l1subsys2.xbar.respLayer0.occupancy 307826729 # Layer occupancy (ticks)
system.l1subsys2.xbar.respLayer0.utilization 3.1 # Layer utilization (%)
system.l1subsys2.xbar.respLayer1.occupancy 316356652 # Layer occupancy (ticks)
system.l1subsys2.xbar.respLayer1.utilization 3.2 # Layer utilization (%)
system.l2subsys0.cache0.tags.replacements 33571 # number of replacements
system.l2subsys0.cache0.tags.tagsinuse 498.351113 # Cycle average of tags in use
system.l2subsys0.cache0.tags.total_refs 14579 # Total number of references to valid blocks.
system.l2subsys0.cache0.tags.sampled_refs 34078 # Sample count of references to valid blocks.
system.l2subsys0.cache0.tags.avg_refs 0.427813 # Average number of references to valid blocks.
system.l2subsys0.cache0.tags.warmup_cycle 663555000 # Cycle when the warmup percentage was hit.
system.l2subsys0.cache0.tags.occ_blocks::l2subsys0.tester 498.351113 # Average occupied blocks per requestor
system.l2subsys0.cache0.tags.occ_percent::l2subsys0.tester 0.973342 # Average percentage of cache occupancy
system.l2subsys0.cache0.tags.occ_percent::total 0.973342 # Average percentage of cache occupancy
system.l2subsys0.cache0.tags.occ_task_id_blocks::1024 507 # Occupied blocks per task id
system.l2subsys0.cache0.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id
system.l2subsys0.cache0.tags.age_task_id_blocks_1024::1 186 # Occupied blocks per task id
system.l2subsys0.cache0.tags.age_task_id_blocks_1024::2 218 # Occupied blocks per task id
system.l2subsys0.cache0.tags.occ_task_id_percent::1024 0.990234 # Percentage of cache occupancy per task id
system.l2subsys0.cache0.tags.tag_accesses 327999 # Number of tag accesses
system.l2subsys0.cache0.tags.data_accesses 327999 # Number of data accesses
system.l2subsys0.cache0.ReadReq_hits::l2subsys0.tester 9421 # number of ReadReq hits
system.l2subsys0.cache0.ReadReq_hits::total 9421 # number of ReadReq hits
system.l2subsys0.cache0.WriteReq_hits::l2subsys0.tester 1165 # number of WriteReq hits
system.l2subsys0.cache0.WriteReq_hits::total 1165 # number of WriteReq hits
system.l2subsys0.cache0.demand_hits::l2subsys0.tester 10586 # number of demand (read+write) hits
system.l2subsys0.cache0.demand_hits::total 10586 # number of demand (read+write) hits
system.l2subsys0.cache0.overall_hits::l2subsys0.tester 10586 # number of overall hits
system.l2subsys0.cache0.overall_hits::total 10586 # number of overall hits
system.l2subsys0.cache0.ReadReq_misses::l2subsys0.tester 34778 # number of ReadReq misses
system.l2subsys0.cache0.ReadReq_misses::total 34778 # number of ReadReq misses
system.l2subsys0.cache0.WriteReq_misses::l2subsys0.tester 23153 # number of WriteReq misses
system.l2subsys0.cache0.WriteReq_misses::total 23153 # number of WriteReq misses
system.l2subsys0.cache0.demand_misses::l2subsys0.tester 57931 # number of demand (read+write) misses
system.l2subsys0.cache0.demand_misses::total 57931 # number of demand (read+write) misses
system.l2subsys0.cache0.overall_misses::l2subsys0.tester 57931 # number of overall misses
system.l2subsys0.cache0.overall_misses::total 57931 # number of overall misses
system.l2subsys0.cache0.ReadReq_miss_latency::l2subsys0.tester 2442508704 # number of ReadReq miss cycles
system.l2subsys0.cache0.ReadReq_miss_latency::total 2442508704 # number of ReadReq miss cycles
system.l2subsys0.cache0.WriteReq_miss_latency::l2subsys0.tester 1393937168 # number of WriteReq miss cycles
system.l2subsys0.cache0.WriteReq_miss_latency::total 1393937168 # number of WriteReq miss cycles
system.l2subsys0.cache0.demand_miss_latency::l2subsys0.tester 3836445872 # number of demand (read+write) miss cycles
system.l2subsys0.cache0.demand_miss_latency::total 3836445872 # number of demand (read+write) miss cycles
system.l2subsys0.cache0.overall_miss_latency::l2subsys0.tester 3836445872 # number of overall miss cycles
system.l2subsys0.cache0.overall_miss_latency::total 3836445872 # number of overall miss cycles
system.l2subsys0.cache0.ReadReq_accesses::l2subsys0.tester 44199 # number of ReadReq accesses(hits+misses)
system.l2subsys0.cache0.ReadReq_accesses::total 44199 # number of ReadReq accesses(hits+misses)
system.l2subsys0.cache0.WriteReq_accesses::l2subsys0.tester 24318 # number of WriteReq accesses(hits+misses)
system.l2subsys0.cache0.WriteReq_accesses::total 24318 # number of WriteReq accesses(hits+misses)
system.l2subsys0.cache0.demand_accesses::l2subsys0.tester 68517 # number of demand (read+write) accesses
system.l2subsys0.cache0.demand_accesses::total 68517 # number of demand (read+write) accesses
system.l2subsys0.cache0.overall_accesses::l2subsys0.tester 68517 # number of overall (read+write) accesses
system.l2subsys0.cache0.overall_accesses::total 68517 # number of overall (read+write) accesses
system.l2subsys0.cache0.ReadReq_miss_rate::l2subsys0.tester 0.786850 # miss rate for ReadReq accesses
system.l2subsys0.cache0.ReadReq_miss_rate::total 0.786850 # miss rate for ReadReq accesses
system.l2subsys0.cache0.WriteReq_miss_rate::l2subsys0.tester 0.952093 # miss rate for WriteReq accesses
system.l2subsys0.cache0.WriteReq_miss_rate::total 0.952093 # miss rate for WriteReq accesses
system.l2subsys0.cache0.demand_miss_rate::l2subsys0.tester 0.845498 # miss rate for demand accesses
system.l2subsys0.cache0.demand_miss_rate::total 0.845498 # miss rate for demand accesses
system.l2subsys0.cache0.overall_miss_rate::l2subsys0.tester 0.845498 # miss rate for overall accesses
system.l2subsys0.cache0.overall_miss_rate::total 0.845498 # miss rate for overall accesses
system.l2subsys0.cache0.ReadReq_avg_miss_latency::l2subsys0.tester 70231.430905 # average ReadReq miss latency
system.l2subsys0.cache0.ReadReq_avg_miss_latency::total 70231.430905 # average ReadReq miss latency
system.l2subsys0.cache0.WriteReq_avg_miss_latency::l2subsys0.tester 60205.466592 # average WriteReq miss latency
system.l2subsys0.cache0.WriteReq_avg_miss_latency::total 60205.466592 # average WriteReq miss latency
system.l2subsys0.cache0.demand_avg_miss_latency::l2subsys0.tester 66224.402686 # average overall miss latency
system.l2subsys0.cache0.demand_avg_miss_latency::total 66224.402686 # average overall miss latency
system.l2subsys0.cache0.overall_avg_miss_latency::l2subsys0.tester 66224.402686 # average overall miss latency
system.l2subsys0.cache0.overall_avg_miss_latency::total 66224.402686 # average overall miss latency
system.l2subsys0.cache0.blocked_cycles::no_mshrs 26017 # number of cycles access was blocked
system.l2subsys0.cache0.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache0.blocked::no_mshrs 506 # number of cycles access was blocked
system.l2subsys0.cache0.blocked::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache0.avg_blocked_cycles::no_mshrs 51.416996 # average number of cycles each access was blocked
system.l2subsys0.cache0.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2subsys0.cache0.writebacks::writebacks 11870 # number of writebacks
system.l2subsys0.cache0.writebacks::total 11870 # number of writebacks
system.l2subsys0.cache0.ReadReq_mshr_hits::l2subsys0.tester 3 # number of ReadReq MSHR hits
system.l2subsys0.cache0.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits
system.l2subsys0.cache0.WriteReq_mshr_hits::l2subsys0.tester 5 # number of WriteReq MSHR hits
system.l2subsys0.cache0.WriteReq_mshr_hits::total 5 # number of WriteReq MSHR hits
system.l2subsys0.cache0.demand_mshr_hits::l2subsys0.tester 8 # number of demand (read+write) MSHR hits
system.l2subsys0.cache0.demand_mshr_hits::total 8 # number of demand (read+write) MSHR hits
system.l2subsys0.cache0.overall_mshr_hits::l2subsys0.tester 8 # number of overall MSHR hits
system.l2subsys0.cache0.overall_mshr_hits::total 8 # number of overall MSHR hits
system.l2subsys0.cache0.ReadReq_mshr_misses::l2subsys0.tester 34775 # number of ReadReq MSHR misses
system.l2subsys0.cache0.ReadReq_mshr_misses::total 34775 # number of ReadReq MSHR misses
system.l2subsys0.cache0.WriteReq_mshr_misses::l2subsys0.tester 23148 # number of WriteReq MSHR misses
system.l2subsys0.cache0.WriteReq_mshr_misses::total 23148 # number of WriteReq MSHR misses
system.l2subsys0.cache0.demand_mshr_misses::l2subsys0.tester 57923 # number of demand (read+write) MSHR misses
system.l2subsys0.cache0.demand_mshr_misses::total 57923 # number of demand (read+write) MSHR misses
system.l2subsys0.cache0.overall_mshr_misses::l2subsys0.tester 57923 # number of overall MSHR misses
system.l2subsys0.cache0.overall_mshr_misses::total 57923 # number of overall MSHR misses
system.l2subsys0.cache0.ReadReq_mshr_miss_latency::l2subsys0.tester 2407714740 # number of ReadReq MSHR miss cycles
system.l2subsys0.cache0.ReadReq_mshr_miss_latency::total 2407714740 # number of ReadReq MSHR miss cycles
system.l2subsys0.cache0.WriteReq_mshr_miss_latency::l2subsys0.tester 1370739559 # number of WriteReq MSHR miss cycles
system.l2subsys0.cache0.WriteReq_mshr_miss_latency::total 1370739559 # number of WriteReq MSHR miss cycles
system.l2subsys0.cache0.demand_mshr_miss_latency::l2subsys0.tester 3778454299 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache0.demand_mshr_miss_latency::total 3778454299 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache0.overall_mshr_miss_latency::l2subsys0.tester 3778454299 # number of overall MSHR miss cycles
system.l2subsys0.cache0.overall_mshr_miss_latency::total 3778454299 # number of overall MSHR miss cycles
system.l2subsys0.cache0.ReadReq_mshr_miss_rate::l2subsys0.tester 0.786783 # mshr miss rate for ReadReq accesses
system.l2subsys0.cache0.ReadReq_mshr_miss_rate::total 0.786783 # mshr miss rate for ReadReq accesses
system.l2subsys0.cache0.WriteReq_mshr_miss_rate::l2subsys0.tester 0.951887 # mshr miss rate for WriteReq accesses
system.l2subsys0.cache0.WriteReq_mshr_miss_rate::total 0.951887 # mshr miss rate for WriteReq accesses
system.l2subsys0.cache0.demand_mshr_miss_rate::l2subsys0.tester 0.845381 # mshr miss rate for demand accesses
system.l2subsys0.cache0.demand_mshr_miss_rate::total 0.845381 # mshr miss rate for demand accesses
system.l2subsys0.cache0.overall_mshr_miss_rate::l2subsys0.tester 0.845381 # mshr miss rate for overall accesses
system.l2subsys0.cache0.overall_mshr_miss_rate::total 0.845381 # mshr miss rate for overall accesses
system.l2subsys0.cache0.ReadReq_avg_mshr_miss_latency::l2subsys0.tester 69236.944357 # average ReadReq mshr miss latency
system.l2subsys0.cache0.ReadReq_avg_mshr_miss_latency::total 69236.944357 # average ReadReq mshr miss latency
system.l2subsys0.cache0.WriteReq_avg_mshr_miss_latency::l2subsys0.tester 59216.327933 # average WriteReq mshr miss latency
system.l2subsys0.cache0.WriteReq_avg_mshr_miss_latency::total 59216.327933 # average WriteReq mshr miss latency
system.l2subsys0.cache0.demand_avg_mshr_miss_latency::l2subsys0.tester 65232.365364 # average overall mshr miss latency
system.l2subsys0.cache0.demand_avg_mshr_miss_latency::total 65232.365364 # average overall mshr miss latency
system.l2subsys0.cache0.overall_avg_mshr_miss_latency::l2subsys0.tester 65232.365364 # average overall mshr miss latency
system.l2subsys0.cache0.overall_avg_mshr_miss_latency::total 65232.365364 # average overall mshr miss latency
system.l2subsys0.cache1.tags.replacements 134581 # number of replacements
system.l2subsys0.cache1.tags.tagsinuse 1490.708088 # Cycle average of tags in use
system.l2subsys0.cache1.tags.total_refs 68619 # Total number of references to valid blocks.
system.l2subsys0.cache1.tags.sampled_refs 136082 # Sample count of references to valid blocks.
system.l2subsys0.cache1.tags.avg_refs 0.504247 # Average number of references to valid blocks.
system.l2subsys0.cache1.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2subsys0.cache1.tags.occ_blocks::writebacks 429.815840 # Average occupied blocks per requestor
system.l2subsys0.cache1.tags.occ_blocks::l0subsys0.tester0 261.351611 # Average occupied blocks per requestor
system.l2subsys0.cache1.tags.occ_blocks::l0subsys0.tester1 262.808878 # Average occupied blocks per requestor
system.l2subsys0.cache1.tags.occ_blocks::l0subsys1.tester0 256.750011 # Average occupied blocks per requestor
system.l2subsys0.cache1.tags.occ_blocks::l0subsys1.tester1 279.981748 # Average occupied blocks per requestor
system.l2subsys0.cache1.tags.occ_percent::writebacks 0.279828 # Average percentage of cache occupancy
system.l2subsys0.cache1.tags.occ_percent::l0subsys0.tester0 0.170151 # Average percentage of cache occupancy
system.l2subsys0.cache1.tags.occ_percent::l0subsys0.tester1 0.171100 # Average percentage of cache occupancy
system.l2subsys0.cache1.tags.occ_percent::l0subsys1.tester0 0.167155 # Average percentage of cache occupancy
system.l2subsys0.cache1.tags.occ_percent::l0subsys1.tester1 0.182280 # Average percentage of cache occupancy
system.l2subsys0.cache1.tags.occ_percent::total 0.970513 # Average percentage of cache occupancy
system.l2subsys0.cache1.tags.occ_task_id_blocks::1024 1501 # Occupied blocks per task id
system.l2subsys0.cache1.tags.age_task_id_blocks_1024::0 191 # Occupied blocks per task id
system.l2subsys0.cache1.tags.age_task_id_blocks_1024::1 848 # Occupied blocks per task id
system.l2subsys0.cache1.tags.age_task_id_blocks_1024::2 462 # Occupied blocks per task id
system.l2subsys0.cache1.tags.occ_task_id_percent::1024 0.977214 # Percentage of cache occupancy per task id
system.l2subsys0.cache1.tags.tag_accesses 4309680 # Number of tag accesses
system.l2subsys0.cache1.tags.data_accesses 4309680 # Number of data accesses
system.l2subsys0.cache1.WritebackDirty_hits::writebacks 48994 # number of WritebackDirty hits
system.l2subsys0.cache1.WritebackDirty_hits::total 48994 # number of WritebackDirty hits
system.l2subsys0.cache1.ReadExReq_hits::l0subsys0.tester0 45 # number of ReadExReq hits
system.l2subsys0.cache1.ReadExReq_hits::l0subsys0.tester1 48 # number of ReadExReq hits
system.l2subsys0.cache1.ReadExReq_hits::l0subsys1.tester0 49 # number of ReadExReq hits
system.l2subsys0.cache1.ReadExReq_hits::l0subsys1.tester1 69 # number of ReadExReq hits
system.l2subsys0.cache1.ReadExReq_hits::total 211 # number of ReadExReq hits
system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys0.tester0 593 # number of ReadSharedReq hits
system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys0.tester1 551 # number of ReadSharedReq hits
system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys1.tester0 635 # number of ReadSharedReq hits
system.l2subsys0.cache1.ReadSharedReq_hits::l0subsys1.tester1 706 # number of ReadSharedReq hits
system.l2subsys0.cache1.ReadSharedReq_hits::total 2485 # number of ReadSharedReq hits
system.l2subsys0.cache1.demand_hits::l0subsys0.tester0 638 # number of demand (read+write) hits
system.l2subsys0.cache1.demand_hits::l0subsys0.tester1 599 # number of demand (read+write) hits
system.l2subsys0.cache1.demand_hits::l0subsys1.tester0 684 # number of demand (read+write) hits
system.l2subsys0.cache1.demand_hits::l0subsys1.tester1 775 # number of demand (read+write) hits
system.l2subsys0.cache1.demand_hits::total 2696 # number of demand (read+write) hits
system.l2subsys0.cache1.overall_hits::l0subsys0.tester0 638 # number of overall hits
system.l2subsys0.cache1.overall_hits::l0subsys0.tester1 599 # number of overall hits
system.l2subsys0.cache1.overall_hits::l0subsys1.tester0 684 # number of overall hits
system.l2subsys0.cache1.overall_hits::l0subsys1.tester1 775 # number of overall hits
system.l2subsys0.cache1.overall_hits::total 2696 # number of overall hits
system.l2subsys0.cache1.UpgradeReq_misses::l0subsys0.tester0 3840 # number of UpgradeReq misses
system.l2subsys0.cache1.UpgradeReq_misses::l0subsys0.tester1 3889 # number of UpgradeReq misses
system.l2subsys0.cache1.UpgradeReq_misses::l0subsys1.tester0 3668 # number of UpgradeReq misses
system.l2subsys0.cache1.UpgradeReq_misses::l0subsys1.tester1 3541 # number of UpgradeReq misses
system.l2subsys0.cache1.UpgradeReq_misses::total 14938 # number of UpgradeReq misses
system.l2subsys0.cache1.ReadExReq_misses::l0subsys0.tester0 17049 # number of ReadExReq misses
system.l2subsys0.cache1.ReadExReq_misses::l0subsys0.tester1 17258 # number of ReadExReq misses
system.l2subsys0.cache1.ReadExReq_misses::l0subsys1.tester0 16261 # number of ReadExReq misses
system.l2subsys0.cache1.ReadExReq_misses::l0subsys1.tester1 17121 # number of ReadExReq misses
system.l2subsys0.cache1.ReadExReq_misses::total 67689 # number of ReadExReq misses
system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys0.tester0 29631 # number of ReadSharedReq misses
system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys0.tester1 29938 # number of ReadSharedReq misses
system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys1.tester0 28534 # number of ReadSharedReq misses
system.l2subsys0.cache1.ReadSharedReq_misses::l0subsys1.tester1 30125 # number of ReadSharedReq misses
system.l2subsys0.cache1.ReadSharedReq_misses::total 118228 # number of ReadSharedReq misses
system.l2subsys0.cache1.demand_misses::l0subsys0.tester0 46680 # number of demand (read+write) misses
system.l2subsys0.cache1.demand_misses::l0subsys0.tester1 47196 # number of demand (read+write) misses
system.l2subsys0.cache1.demand_misses::l0subsys1.tester0 44795 # number of demand (read+write) misses
system.l2subsys0.cache1.demand_misses::l0subsys1.tester1 47246 # number of demand (read+write) misses
system.l2subsys0.cache1.demand_misses::total 185917 # number of demand (read+write) misses
system.l2subsys0.cache1.overall_misses::l0subsys0.tester0 46680 # number of overall misses
system.l2subsys0.cache1.overall_misses::l0subsys0.tester1 47196 # number of overall misses
system.l2subsys0.cache1.overall_misses::l0subsys1.tester0 44795 # number of overall misses
system.l2subsys0.cache1.overall_misses::l0subsys1.tester1 47246 # number of overall misses
system.l2subsys0.cache1.overall_misses::total 185917 # number of overall misses
system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys0.tester0 66953620 # number of UpgradeReq miss cycles
system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys0.tester1 64831058 # number of UpgradeReq miss cycles
system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys1.tester0 65919546 # number of UpgradeReq miss cycles
system.l2subsys0.cache1.UpgradeReq_miss_latency::l0subsys1.tester1 63268681 # number of UpgradeReq miss cycles
system.l2subsys0.cache1.UpgradeReq_miss_latency::total 260972905 # number of UpgradeReq miss cycles
system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys0.tester0 1641905219 # number of ReadExReq miss cycles
system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys0.tester1 1650456796 # number of ReadExReq miss cycles
system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys1.tester0 1582415666 # number of ReadExReq miss cycles
system.l2subsys0.cache1.ReadExReq_miss_latency::l0subsys1.tester1 1694756023 # number of ReadExReq miss cycles
system.l2subsys0.cache1.ReadExReq_miss_latency::total 6569533704 # number of ReadExReq miss cycles
system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys0.tester0 2850992349 # number of ReadSharedReq miss cycles
system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys0.tester1 2862959666 # number of ReadSharedReq miss cycles
system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys1.tester0 2786932114 # number of ReadSharedReq miss cycles
system.l2subsys0.cache1.ReadSharedReq_miss_latency::l0subsys1.tester1 3012471447 # number of ReadSharedReq miss cycles
system.l2subsys0.cache1.ReadSharedReq_miss_latency::total 11513355576 # number of ReadSharedReq miss cycles
system.l2subsys0.cache1.demand_miss_latency::l0subsys0.tester0 4492897568 # number of demand (read+write) miss cycles
system.l2subsys0.cache1.demand_miss_latency::l0subsys0.tester1 4513416462 # number of demand (read+write) miss cycles
system.l2subsys0.cache1.demand_miss_latency::l0subsys1.tester0 4369347780 # number of demand (read+write) miss cycles
system.l2subsys0.cache1.demand_miss_latency::l0subsys1.tester1 4707227470 # number of demand (read+write) miss cycles
system.l2subsys0.cache1.demand_miss_latency::total 18082889280 # number of demand (read+write) miss cycles
system.l2subsys0.cache1.overall_miss_latency::l0subsys0.tester0 4492897568 # number of overall miss cycles
system.l2subsys0.cache1.overall_miss_latency::l0subsys0.tester1 4513416462 # number of overall miss cycles
system.l2subsys0.cache1.overall_miss_latency::l0subsys1.tester0 4369347780 # number of overall miss cycles
system.l2subsys0.cache1.overall_miss_latency::l0subsys1.tester1 4707227470 # number of overall miss cycles
system.l2subsys0.cache1.overall_miss_latency::total 18082889280 # number of overall miss cycles
system.l2subsys0.cache1.WritebackDirty_accesses::writebacks 48994 # number of WritebackDirty accesses(hits+misses)
system.l2subsys0.cache1.WritebackDirty_accesses::total 48994 # number of WritebackDirty accesses(hits+misses)
system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys0.tester0 3840 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys0.tester1 3889 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys1.tester0 3668 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache1.UpgradeReq_accesses::l0subsys1.tester1 3541 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache1.UpgradeReq_accesses::total 14938 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache1.ReadExReq_accesses::l0subsys0.tester0 17094 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache1.ReadExReq_accesses::l0subsys0.tester1 17306 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache1.ReadExReq_accesses::l0subsys1.tester0 16310 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache1.ReadExReq_accesses::l0subsys1.tester1 17190 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache1.ReadExReq_accesses::total 67900 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys0.tester0 30224 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys0.tester1 30489 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys1.tester0 29169 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache1.ReadSharedReq_accesses::l0subsys1.tester1 30831 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache1.ReadSharedReq_accesses::total 120713 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache1.demand_accesses::l0subsys0.tester0 47318 # number of demand (read+write) accesses
system.l2subsys0.cache1.demand_accesses::l0subsys0.tester1 47795 # number of demand (read+write) accesses
system.l2subsys0.cache1.demand_accesses::l0subsys1.tester0 45479 # number of demand (read+write) accesses
system.l2subsys0.cache1.demand_accesses::l0subsys1.tester1 48021 # number of demand (read+write) accesses
system.l2subsys0.cache1.demand_accesses::total 188613 # number of demand (read+write) accesses
system.l2subsys0.cache1.overall_accesses::l0subsys0.tester0 47318 # number of overall (read+write) accesses
system.l2subsys0.cache1.overall_accesses::l0subsys0.tester1 47795 # number of overall (read+write) accesses
system.l2subsys0.cache1.overall_accesses::l0subsys1.tester0 45479 # number of overall (read+write) accesses
system.l2subsys0.cache1.overall_accesses::l0subsys1.tester1 48021 # number of overall (read+write) accesses
system.l2subsys0.cache1.overall_accesses::total 188613 # number of overall (read+write) accesses
system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys0.tester0 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys0.tester1 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys1.tester0 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_miss_rate::l0subsys1.tester1 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys0.tester0 0.997367 # miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys0.tester1 0.997226 # miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys1.tester0 0.996996 # miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_miss_rate::l0subsys1.tester1 0.995986 # miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_miss_rate::total 0.996892 # miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys0.tester0 0.980380 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys0.tester1 0.981928 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys1.tester0 0.978230 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_miss_rate::l0subsys1.tester1 0.977101 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_miss_rate::total 0.979414 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.demand_miss_rate::l0subsys0.tester0 0.986517 # miss rate for demand accesses
system.l2subsys0.cache1.demand_miss_rate::l0subsys0.tester1 0.987467 # miss rate for demand accesses
system.l2subsys0.cache1.demand_miss_rate::l0subsys1.tester0 0.984960 # miss rate for demand accesses
system.l2subsys0.cache1.demand_miss_rate::l0subsys1.tester1 0.983861 # miss rate for demand accesses
system.l2subsys0.cache1.demand_miss_rate::total 0.985706 # miss rate for demand accesses
system.l2subsys0.cache1.overall_miss_rate::l0subsys0.tester0 0.986517 # miss rate for overall accesses
system.l2subsys0.cache1.overall_miss_rate::l0subsys0.tester1 0.987467 # miss rate for overall accesses
system.l2subsys0.cache1.overall_miss_rate::l0subsys1.tester0 0.984960 # miss rate for overall accesses
system.l2subsys0.cache1.overall_miss_rate::l0subsys1.tester1 0.983861 # miss rate for overall accesses
system.l2subsys0.cache1.overall_miss_rate::total 0.985706 # miss rate for overall accesses
system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys0.tester0 17435.838542 # average UpgradeReq miss latency
system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys0.tester1 16670.367190 # average UpgradeReq miss latency
system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys1.tester0 17971.522901 # average UpgradeReq miss latency
system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::l0subsys1.tester1 17867.461452 # average UpgradeReq miss latency
system.l2subsys0.cache1.UpgradeReq_avg_miss_latency::total 17470.404673 # average UpgradeReq miss latency
system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys0.tester0 96305.074726 # average ReadExReq miss latency
system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys0.tester1 95634.302700 # average ReadExReq miss latency
system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys1.tester0 97313.551811 # average ReadExReq miss latency
system.l2subsys0.cache1.ReadExReq_avg_miss_latency::l0subsys1.tester1 98986.976403 # average ReadExReq miss latency
system.l2subsys0.cache1.ReadExReq_avg_miss_latency::total 97054.672162 # average ReadExReq miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys0.tester0 96216.541764 # average ReadSharedReq miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys0.tester1 95629.623422 # average ReadSharedReq miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys1.tester0 97670.572440 # average ReadSharedReq miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::l0subsys1.tester1 99999.052183 # average ReadSharedReq miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_miss_latency::total 97382.646886 # average ReadSharedReq miss latency
system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys0.tester0 96248.876778 # average overall miss latency
system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys0.tester1 95631.334477 # average overall miss latency
system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester0 97540.970644 # average overall miss latency
system.l2subsys0.cache1.demand_avg_miss_latency::l0subsys1.tester1 99632.296279 # average overall miss latency
system.l2subsys0.cache1.demand_avg_miss_latency::total 97263.237251 # average overall miss latency
system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys0.tester0 96248.876778 # average overall miss latency
system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys0.tester1 95631.334477 # average overall miss latency
system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester0 97540.970644 # average overall miss latency
system.l2subsys0.cache1.overall_avg_miss_latency::l0subsys1.tester1 99632.296279 # average overall miss latency
system.l2subsys0.cache1.overall_avg_miss_latency::total 97263.237251 # average overall miss latency
system.l2subsys0.cache1.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2subsys0.cache1.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache1.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2subsys0.cache1.blocked::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache1.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2subsys0.cache1.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2subsys0.cache1.writebacks::writebacks 48103 # number of writebacks
system.l2subsys0.cache1.writebacks::total 48103 # number of writebacks
system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys0.tester0 269 # number of ReadExReq MSHR hits
system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys0.tester1 310 # number of ReadExReq MSHR hits
system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys1.tester0 278 # number of ReadExReq MSHR hits
system.l2subsys0.cache1.ReadExReq_mshr_hits::l0subsys1.tester1 276 # number of ReadExReq MSHR hits
system.l2subsys0.cache1.ReadExReq_mshr_hits::total 1133 # number of ReadExReq MSHR hits
system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys0.tester0 458 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys0.tester1 558 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys1.tester0 503 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache1.ReadSharedReq_mshr_hits::l0subsys1.tester1 524 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache1.ReadSharedReq_mshr_hits::total 2043 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache1.demand_mshr_hits::l0subsys0.tester0 727 # number of demand (read+write) MSHR hits
system.l2subsys0.cache1.demand_mshr_hits::l0subsys0.tester1 868 # number of demand (read+write) MSHR hits
system.l2subsys0.cache1.demand_mshr_hits::l0subsys1.tester0 781 # number of demand (read+write) MSHR hits
system.l2subsys0.cache1.demand_mshr_hits::l0subsys1.tester1 800 # number of demand (read+write) MSHR hits
system.l2subsys0.cache1.demand_mshr_hits::total 3176 # number of demand (read+write) MSHR hits
system.l2subsys0.cache1.overall_mshr_hits::l0subsys0.tester0 727 # number of overall MSHR hits
system.l2subsys0.cache1.overall_mshr_hits::l0subsys0.tester1 868 # number of overall MSHR hits
system.l2subsys0.cache1.overall_mshr_hits::l0subsys1.tester0 781 # number of overall MSHR hits
system.l2subsys0.cache1.overall_mshr_hits::l0subsys1.tester1 800 # number of overall MSHR hits
system.l2subsys0.cache1.overall_mshr_hits::total 3176 # number of overall MSHR hits
system.l2subsys0.cache1.CleanEvict_mshr_misses::writebacks 30416 # number of CleanEvict MSHR misses
system.l2subsys0.cache1.CleanEvict_mshr_misses::total 30416 # number of CleanEvict MSHR misses
system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys0.tester0 3840 # number of UpgradeReq MSHR misses
system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys0.tester1 3889 # number of UpgradeReq MSHR misses
system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys1.tester0 3668 # number of UpgradeReq MSHR misses
system.l2subsys0.cache1.UpgradeReq_mshr_misses::l0subsys1.tester1 3541 # number of UpgradeReq MSHR misses
system.l2subsys0.cache1.UpgradeReq_mshr_misses::total 14938 # number of UpgradeReq MSHR misses
system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys0.tester0 16780 # number of ReadExReq MSHR misses
system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys0.tester1 16948 # number of ReadExReq MSHR misses
system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys1.tester0 15983 # number of ReadExReq MSHR misses
system.l2subsys0.cache1.ReadExReq_mshr_misses::l0subsys1.tester1 16845 # number of ReadExReq MSHR misses
system.l2subsys0.cache1.ReadExReq_mshr_misses::total 66556 # number of ReadExReq MSHR misses
system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys0.tester0 29173 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys0.tester1 29380 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys1.tester0 28031 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache1.ReadSharedReq_mshr_misses::l0subsys1.tester1 29601 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache1.ReadSharedReq_mshr_misses::total 116185 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache1.demand_mshr_misses::l0subsys0.tester0 45953 # number of demand (read+write) MSHR misses
system.l2subsys0.cache1.demand_mshr_misses::l0subsys0.tester1 46328 # number of demand (read+write) MSHR misses
system.l2subsys0.cache1.demand_mshr_misses::l0subsys1.tester0 44014 # number of demand (read+write) MSHR misses
system.l2subsys0.cache1.demand_mshr_misses::l0subsys1.tester1 46446 # number of demand (read+write) MSHR misses
system.l2subsys0.cache1.demand_mshr_misses::total 182741 # number of demand (read+write) MSHR misses
system.l2subsys0.cache1.overall_mshr_misses::l0subsys0.tester0 45953 # number of overall MSHR misses
system.l2subsys0.cache1.overall_mshr_misses::l0subsys0.tester1 46328 # number of overall MSHR misses
system.l2subsys0.cache1.overall_mshr_misses::l0subsys1.tester0 44014 # number of overall MSHR misses
system.l2subsys0.cache1.overall_mshr_misses::l0subsys1.tester1 46446 # number of overall MSHR misses
system.l2subsys0.cache1.overall_mshr_misses::total 182741 # number of overall MSHR misses
system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys0.tester0 89776482 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys0.tester1 89918378 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys1.tester0 87815748 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::l0subsys1.tester1 84457073 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache1.UpgradeReq_mshr_miss_latency::total 351967681 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys0.tester0 1465201403 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys0.tester1 1471590277 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys1.tester0 1414212313 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::l0subsys1.tester1 1517911340 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache1.ReadExReq_mshr_miss_latency::total 5868915333 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys0.tester0 2547272284 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys0.tester1 2554397032 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys1.tester0 2493574245 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::l0subsys1.tester1 2703309675 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_latency::total 10298553236 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys0.tester0 4012473687 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys0.tester1 4025987309 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester0 3907786558 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache1.demand_mshr_miss_latency::l0subsys1.tester1 4221221015 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache1.demand_mshr_miss_latency::total 16167468569 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys0.tester0 4012473687 # number of overall MSHR miss cycles
system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys0.tester1 4025987309 # number of overall MSHR miss cycles
system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester0 3907786558 # number of overall MSHR miss cycles
system.l2subsys0.cache1.overall_mshr_miss_latency::l0subsys1.tester1 4221221015 # number of overall MSHR miss cycles
system.l2subsys0.cache1.overall_mshr_miss_latency::total 16167468569 # number of overall MSHR miss cycles
system.l2subsys0.cache1.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.l2subsys0.cache1.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys0.tester0 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys0.tester1 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys1.tester0 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::l0subsys1.tester1 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache1.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys0.tester0 0.981631 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys0.tester1 0.979314 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys1.tester0 0.979951 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::l0subsys1.tester1 0.979930 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadExReq_mshr_miss_rate::total 0.980206 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys0.tester0 0.965226 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys0.tester1 0.963626 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys1.tester0 0.960986 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::l0subsys1.tester1 0.960105 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.ReadSharedReq_mshr_miss_rate::total 0.962490 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys0.tester0 0.971153 # mshr miss rate for demand accesses
system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys0.tester1 0.969306 # mshr miss rate for demand accesses
system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester0 0.967787 # mshr miss rate for demand accesses
system.l2subsys0.cache1.demand_mshr_miss_rate::l0subsys1.tester1 0.967202 # mshr miss rate for demand accesses
system.l2subsys0.cache1.demand_mshr_miss_rate::total 0.968867 # mshr miss rate for demand accesses
system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys0.tester0 0.971153 # mshr miss rate for overall accesses
system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys0.tester1 0.969306 # mshr miss rate for overall accesses
system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester0 0.967787 # mshr miss rate for overall accesses
system.l2subsys0.cache1.overall_mshr_miss_rate::l0subsys1.tester1 0.967202 # mshr miss rate for overall accesses
system.l2subsys0.cache1.overall_mshr_miss_rate::total 0.968867 # mshr miss rate for overall accesses
system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys0.tester0 23379.292187 # average UpgradeReq mshr miss latency
system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys0.tester1 23121.208023 # average UpgradeReq mshr miss latency
system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys1.tester0 23941.043621 # average UpgradeReq mshr miss latency
system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::l0subsys1.tester1 23851.192601 # average UpgradeReq mshr miss latency
system.l2subsys0.cache1.UpgradeReq_avg_mshr_miss_latency::total 23561.901259 # average UpgradeReq mshr miss latency
system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys0.tester0 87318.319607 # average ReadExReq mshr miss latency
system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys0.tester1 86829.730765 # average ReadExReq mshr miss latency
system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys1.tester0 88482.281987 # average ReadExReq mshr miss latency
system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::l0subsys1.tester1 90110.498071 # average ReadExReq mshr miss latency
system.l2subsys0.cache1.ReadExReq_avg_mshr_miss_latency::total 88180.108976 # average ReadExReq mshr miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys0.tester0 87316.089672 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys0.tester1 86943.397958 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys1.tester0 88957.734116 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::l0subsys1.tester1 91324.944259 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache1.ReadSharedReq_avg_mshr_miss_latency::total 88639.266997 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys0.tester0 87316.903945 # average overall mshr miss latency
system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys0.tester1 86901.815511 # average overall mshr miss latency
system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester0 88785.081065 # average overall mshr miss latency
system.l2subsys0.cache1.demand_avg_mshr_miss_latency::l0subsys1.tester1 90884.489838 # average overall mshr miss latency
system.l2subsys0.cache1.demand_avg_mshr_miss_latency::total 88472.037304 # average overall mshr miss latency
system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys0.tester0 87316.903945 # average overall mshr miss latency
system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys0.tester1 86901.815511 # average overall mshr miss latency
system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester0 88785.081065 # average overall mshr miss latency
system.l2subsys0.cache1.overall_avg_mshr_miss_latency::l0subsys1.tester1 90884.489838 # average overall mshr miss latency
system.l2subsys0.cache1.overall_avg_mshr_miss_latency::total 88472.037304 # average overall mshr miss latency
system.l2subsys0.cache2.tags.replacements 126032 # number of replacements
system.l2subsys0.cache2.tags.tagsinuse 1489.728979 # Cycle average of tags in use
system.l2subsys0.cache2.tags.total_refs 65365 # Total number of references to valid blocks.
system.l2subsys0.cache2.tags.sampled_refs 127529 # Sample count of references to valid blocks.
system.l2subsys0.cache2.tags.avg_refs 0.512550 # Average number of references to valid blocks.
system.l2subsys0.cache2.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2subsys0.cache2.tags.occ_blocks::writebacks 427.527348 # Average occupied blocks per requestor
system.l2subsys0.cache2.tags.occ_blocks::l0subsys2.tester0 271.510882 # Average occupied blocks per requestor
system.l2subsys0.cache2.tags.occ_blocks::l0subsys2.tester1 262.023740 # Average occupied blocks per requestor
system.l2subsys0.cache2.tags.occ_blocks::l0subsys3.tester0 270.301105 # Average occupied blocks per requestor
system.l2subsys0.cache2.tags.occ_blocks::l0subsys3.tester1 258.365905 # Average occupied blocks per requestor
system.l2subsys0.cache2.tags.occ_percent::writebacks 0.278338 # Average percentage of cache occupancy
system.l2subsys0.cache2.tags.occ_percent::l0subsys2.tester0 0.176765 # Average percentage of cache occupancy
system.l2subsys0.cache2.tags.occ_percent::l0subsys2.tester1 0.170588 # Average percentage of cache occupancy
system.l2subsys0.cache2.tags.occ_percent::l0subsys3.tester0 0.175977 # Average percentage of cache occupancy
system.l2subsys0.cache2.tags.occ_percent::l0subsys3.tester1 0.168207 # Average percentage of cache occupancy
system.l2subsys0.cache2.tags.occ_percent::total 0.969876 # Average percentage of cache occupancy
system.l2subsys0.cache2.tags.occ_task_id_blocks::1024 1497 # Occupied blocks per task id
system.l2subsys0.cache2.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id
system.l2subsys0.cache2.tags.age_task_id_blocks_1024::1 1033 # Occupied blocks per task id
system.l2subsys0.cache2.tags.age_task_id_blocks_1024::2 358 # Occupied blocks per task id
system.l2subsys0.cache2.tags.occ_task_id_percent::1024 0.974609 # Percentage of cache occupancy per task id
system.l2subsys0.cache2.tags.tag_accesses 4109673 # Number of tag accesses
system.l2subsys0.cache2.tags.data_accesses 4109673 # Number of data accesses
system.l2subsys0.cache2.WritebackDirty_hits::writebacks 45683 # number of WritebackDirty hits
system.l2subsys0.cache2.WritebackDirty_hits::total 45683 # number of WritebackDirty hits
system.l2subsys0.cache2.ReadExReq_hits::l0subsys2.tester0 37 # number of ReadExReq hits
system.l2subsys0.cache2.ReadExReq_hits::l0subsys2.tester1 43 # number of ReadExReq hits
system.l2subsys0.cache2.ReadExReq_hits::l0subsys3.tester0 54 # number of ReadExReq hits
system.l2subsys0.cache2.ReadExReq_hits::l0subsys3.tester1 63 # number of ReadExReq hits
system.l2subsys0.cache2.ReadExReq_hits::total 197 # number of ReadExReq hits
system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys2.tester0 624 # number of ReadSharedReq hits
system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys2.tester1 645 # number of ReadSharedReq hits
system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys3.tester0 739 # number of ReadSharedReq hits
system.l2subsys0.cache2.ReadSharedReq_hits::l0subsys3.tester1 680 # number of ReadSharedReq hits
system.l2subsys0.cache2.ReadSharedReq_hits::total 2688 # number of ReadSharedReq hits
system.l2subsys0.cache2.demand_hits::l0subsys2.tester0 661 # number of demand (read+write) hits
system.l2subsys0.cache2.demand_hits::l0subsys2.tester1 688 # number of demand (read+write) hits
system.l2subsys0.cache2.demand_hits::l0subsys3.tester0 793 # number of demand (read+write) hits
system.l2subsys0.cache2.demand_hits::l0subsys3.tester1 743 # number of demand (read+write) hits
system.l2subsys0.cache2.demand_hits::total 2885 # number of demand (read+write) hits
system.l2subsys0.cache2.overall_hits::l0subsys2.tester0 661 # number of overall hits
system.l2subsys0.cache2.overall_hits::l0subsys2.tester1 688 # number of overall hits
system.l2subsys0.cache2.overall_hits::l0subsys3.tester0 793 # number of overall hits
system.l2subsys0.cache2.overall_hits::l0subsys3.tester1 743 # number of overall hits
system.l2subsys0.cache2.overall_hits::total 2885 # number of overall hits
system.l2subsys0.cache2.UpgradeReq_misses::l0subsys2.tester0 3779 # number of UpgradeReq misses
system.l2subsys0.cache2.UpgradeReq_misses::l0subsys2.tester1 3809 # number of UpgradeReq misses
system.l2subsys0.cache2.UpgradeReq_misses::l0subsys3.tester0 3732 # number of UpgradeReq misses
system.l2subsys0.cache2.UpgradeReq_misses::l0subsys3.tester1 3718 # number of UpgradeReq misses
system.l2subsys0.cache2.UpgradeReq_misses::total 15038 # number of UpgradeReq misses
system.l2subsys0.cache2.ReadExReq_misses::l0subsys2.tester0 15930 # number of ReadExReq misses
system.l2subsys0.cache2.ReadExReq_misses::l0subsys2.tester1 16135 # number of ReadExReq misses
system.l2subsys0.cache2.ReadExReq_misses::l0subsys3.tester0 16698 # number of ReadExReq misses
system.l2subsys0.cache2.ReadExReq_misses::l0subsys3.tester1 16012 # number of ReadExReq misses
system.l2subsys0.cache2.ReadExReq_misses::total 64775 # number of ReadExReq misses
system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys2.tester0 28567 # number of ReadSharedReq misses
system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys2.tester1 28110 # number of ReadSharedReq misses
system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys3.tester0 28999 # number of ReadSharedReq misses
system.l2subsys0.cache2.ReadSharedReq_misses::l0subsys3.tester1 28006 # number of ReadSharedReq misses
system.l2subsys0.cache2.ReadSharedReq_misses::total 113682 # number of ReadSharedReq misses
system.l2subsys0.cache2.demand_misses::l0subsys2.tester0 44497 # number of demand (read+write) misses
system.l2subsys0.cache2.demand_misses::l0subsys2.tester1 44245 # number of demand (read+write) misses
system.l2subsys0.cache2.demand_misses::l0subsys3.tester0 45697 # number of demand (read+write) misses
system.l2subsys0.cache2.demand_misses::l0subsys3.tester1 44018 # number of demand (read+write) misses
system.l2subsys0.cache2.demand_misses::total 178457 # number of demand (read+write) misses
system.l2subsys0.cache2.overall_misses::l0subsys2.tester0 44497 # number of overall misses
system.l2subsys0.cache2.overall_misses::l0subsys2.tester1 44245 # number of overall misses
system.l2subsys0.cache2.overall_misses::l0subsys3.tester0 45697 # number of overall misses
system.l2subsys0.cache2.overall_misses::l0subsys3.tester1 44018 # number of overall misses
system.l2subsys0.cache2.overall_misses::total 178457 # number of overall misses
system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys2.tester0 67563408 # number of UpgradeReq miss cycles
system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys2.tester1 65236743 # number of UpgradeReq miss cycles
system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys3.tester0 64646512 # number of UpgradeReq miss cycles
system.l2subsys0.cache2.UpgradeReq_miss_latency::l0subsys3.tester1 61011114 # number of UpgradeReq miss cycles
system.l2subsys0.cache2.UpgradeReq_miss_latency::total 258457777 # number of UpgradeReq miss cycles
system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys2.tester0 1543612037 # number of ReadExReq miss cycles
system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys2.tester1 1560300540 # number of ReadExReq miss cycles
system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys3.tester0 1583219117 # number of ReadExReq miss cycles
system.l2subsys0.cache2.ReadExReq_miss_latency::l0subsys3.tester1 1530352863 # number of ReadExReq miss cycles
system.l2subsys0.cache2.ReadExReq_miss_latency::total 6217484557 # number of ReadExReq miss cycles
system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys2.tester0 2752412028 # number of ReadSharedReq miss cycles
system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys2.tester1 2714107363 # number of ReadSharedReq miss cycles
system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys3.tester0 2778714049 # number of ReadSharedReq miss cycles
system.l2subsys0.cache2.ReadSharedReq_miss_latency::l0subsys3.tester1 2679096326 # number of ReadSharedReq miss cycles
system.l2subsys0.cache2.ReadSharedReq_miss_latency::total 10924329766 # number of ReadSharedReq miss cycles
system.l2subsys0.cache2.demand_miss_latency::l0subsys2.tester0 4296024065 # number of demand (read+write) miss cycles
system.l2subsys0.cache2.demand_miss_latency::l0subsys2.tester1 4274407903 # number of demand (read+write) miss cycles
system.l2subsys0.cache2.demand_miss_latency::l0subsys3.tester0 4361933166 # number of demand (read+write) miss cycles
system.l2subsys0.cache2.demand_miss_latency::l0subsys3.tester1 4209449189 # number of demand (read+write) miss cycles
system.l2subsys0.cache2.demand_miss_latency::total 17141814323 # number of demand (read+write) miss cycles
system.l2subsys0.cache2.overall_miss_latency::l0subsys2.tester0 4296024065 # number of overall miss cycles
system.l2subsys0.cache2.overall_miss_latency::l0subsys2.tester1 4274407903 # number of overall miss cycles
system.l2subsys0.cache2.overall_miss_latency::l0subsys3.tester0 4361933166 # number of overall miss cycles
system.l2subsys0.cache2.overall_miss_latency::l0subsys3.tester1 4209449189 # number of overall miss cycles
system.l2subsys0.cache2.overall_miss_latency::total 17141814323 # number of overall miss cycles
system.l2subsys0.cache2.WritebackDirty_accesses::writebacks 45683 # number of WritebackDirty accesses(hits+misses)
system.l2subsys0.cache2.WritebackDirty_accesses::total 45683 # number of WritebackDirty accesses(hits+misses)
system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys2.tester0 3779 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys2.tester1 3809 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys3.tester0 3732 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache2.UpgradeReq_accesses::l0subsys3.tester1 3718 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache2.UpgradeReq_accesses::total 15038 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache2.ReadExReq_accesses::l0subsys2.tester0 15967 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache2.ReadExReq_accesses::l0subsys2.tester1 16178 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache2.ReadExReq_accesses::l0subsys3.tester0 16752 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache2.ReadExReq_accesses::l0subsys3.tester1 16075 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache2.ReadExReq_accesses::total 64972 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys2.tester0 29191 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys2.tester1 28755 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys3.tester0 29738 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache2.ReadSharedReq_accesses::l0subsys3.tester1 28686 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache2.ReadSharedReq_accesses::total 116370 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache2.demand_accesses::l0subsys2.tester0 45158 # number of demand (read+write) accesses
system.l2subsys0.cache2.demand_accesses::l0subsys2.tester1 44933 # number of demand (read+write) accesses
system.l2subsys0.cache2.demand_accesses::l0subsys3.tester0 46490 # number of demand (read+write) accesses
system.l2subsys0.cache2.demand_accesses::l0subsys3.tester1 44761 # number of demand (read+write) accesses
system.l2subsys0.cache2.demand_accesses::total 181342 # number of demand (read+write) accesses
system.l2subsys0.cache2.overall_accesses::l0subsys2.tester0 45158 # number of overall (read+write) accesses
system.l2subsys0.cache2.overall_accesses::l0subsys2.tester1 44933 # number of overall (read+write) accesses
system.l2subsys0.cache2.overall_accesses::l0subsys3.tester0 46490 # number of overall (read+write) accesses
system.l2subsys0.cache2.overall_accesses::l0subsys3.tester1 44761 # number of overall (read+write) accesses
system.l2subsys0.cache2.overall_accesses::total 181342 # number of overall (read+write) accesses
system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys2.tester0 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys2.tester1 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys3.tester0 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_miss_rate::l0subsys3.tester1 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys2.tester0 0.997683 # miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys2.tester1 0.997342 # miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys3.tester0 0.996777 # miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_miss_rate::l0subsys3.tester1 0.996081 # miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_miss_rate::total 0.996968 # miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys2.tester0 0.978624 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys2.tester1 0.977569 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys3.tester0 0.975150 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_miss_rate::l0subsys3.tester1 0.976295 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_miss_rate::total 0.976901 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.demand_miss_rate::l0subsys2.tester0 0.985363 # miss rate for demand accesses
system.l2subsys0.cache2.demand_miss_rate::l0subsys2.tester1 0.984688 # miss rate for demand accesses
system.l2subsys0.cache2.demand_miss_rate::l0subsys3.tester0 0.982943 # miss rate for demand accesses
system.l2subsys0.cache2.demand_miss_rate::l0subsys3.tester1 0.983401 # miss rate for demand accesses
system.l2subsys0.cache2.demand_miss_rate::total 0.984091 # miss rate for demand accesses
system.l2subsys0.cache2.overall_miss_rate::l0subsys2.tester0 0.985363 # miss rate for overall accesses
system.l2subsys0.cache2.overall_miss_rate::l0subsys2.tester1 0.984688 # miss rate for overall accesses
system.l2subsys0.cache2.overall_miss_rate::l0subsys3.tester0 0.982943 # miss rate for overall accesses
system.l2subsys0.cache2.overall_miss_rate::l0subsys3.tester1 0.983401 # miss rate for overall accesses
system.l2subsys0.cache2.overall_miss_rate::total 0.984091 # miss rate for overall accesses
system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys2.tester0 17878.647261 # average UpgradeReq miss latency
system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys2.tester1 17127 # average UpgradeReq miss latency
system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys3.tester0 17322.216506 # average UpgradeReq miss latency
system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::l0subsys3.tester1 16409.659494 # average UpgradeReq miss latency
system.l2subsys0.cache2.UpgradeReq_avg_miss_latency::total 17186.978122 # average UpgradeReq miss latency
system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys2.tester0 96899.688449 # average ReadExReq miss latency
system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys2.tester1 96702.853424 # average ReadExReq miss latency
system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys3.tester0 94814.895017 # average ReadExReq miss latency
system.l2subsys0.cache2.ReadExReq_avg_miss_latency::l0subsys3.tester1 95575.372408 # average ReadExReq miss latency
system.l2subsys0.cache2.ReadExReq_avg_miss_latency::total 95985.867341 # average ReadExReq miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys2.tester0 96349.355130 # average ReadSharedReq miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys2.tester1 96553.090110 # average ReadSharedReq miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys3.tester0 95821.030001 # average ReadSharedReq miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::l0subsys3.tester1 95661.512747 # average ReadSharedReq miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_miss_latency::total 96095.509984 # average ReadSharedReq miss latency
system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys2.tester0 96546.375374 # average overall miss latency
system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys2.tester1 96607.704893 # average overall miss latency
system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys3.tester0 95453.381316 # average overall miss latency
system.l2subsys0.cache2.demand_avg_miss_latency::l0subsys3.tester1 95630.178313 # average overall miss latency
system.l2subsys0.cache2.demand_avg_miss_latency::total 96055.712710 # average overall miss latency
system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys2.tester0 96546.375374 # average overall miss latency
system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys2.tester1 96607.704893 # average overall miss latency
system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys3.tester0 95453.381316 # average overall miss latency
system.l2subsys0.cache2.overall_avg_miss_latency::l0subsys3.tester1 95630.178313 # average overall miss latency
system.l2subsys0.cache2.overall_avg_miss_latency::total 96055.712710 # average overall miss latency
system.l2subsys0.cache2.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2subsys0.cache2.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache2.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2subsys0.cache2.blocked::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache2.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2subsys0.cache2.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2subsys0.cache2.writebacks::writebacks 44827 # number of writebacks
system.l2subsys0.cache2.writebacks::total 44827 # number of writebacks
system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys2.tester0 237 # number of ReadExReq MSHR hits
system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys2.tester1 298 # number of ReadExReq MSHR hits
system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys3.tester0 265 # number of ReadExReq MSHR hits
system.l2subsys0.cache2.ReadExReq_mshr_hits::l0subsys3.tester1 283 # number of ReadExReq MSHR hits
system.l2subsys0.cache2.ReadExReq_mshr_hits::total 1083 # number of ReadExReq MSHR hits
system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys2.tester0 402 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys2.tester1 551 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys3.tester0 515 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache2.ReadSharedReq_mshr_hits::l0subsys3.tester1 507 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache2.ReadSharedReq_mshr_hits::total 1975 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache2.demand_mshr_hits::l0subsys2.tester0 639 # number of demand (read+write) MSHR hits
system.l2subsys0.cache2.demand_mshr_hits::l0subsys2.tester1 849 # number of demand (read+write) MSHR hits
system.l2subsys0.cache2.demand_mshr_hits::l0subsys3.tester0 780 # number of demand (read+write) MSHR hits
system.l2subsys0.cache2.demand_mshr_hits::l0subsys3.tester1 790 # number of demand (read+write) MSHR hits
system.l2subsys0.cache2.demand_mshr_hits::total 3058 # number of demand (read+write) MSHR hits
system.l2subsys0.cache2.overall_mshr_hits::l0subsys2.tester0 639 # number of overall MSHR hits
system.l2subsys0.cache2.overall_mshr_hits::l0subsys2.tester1 849 # number of overall MSHR hits
system.l2subsys0.cache2.overall_mshr_hits::l0subsys3.tester0 780 # number of overall MSHR hits
system.l2subsys0.cache2.overall_mshr_hits::l0subsys3.tester1 790 # number of overall MSHR hits
system.l2subsys0.cache2.overall_mshr_hits::total 3058 # number of overall MSHR hits
system.l2subsys0.cache2.CleanEvict_mshr_misses::writebacks 28677 # number of CleanEvict MSHR misses
system.l2subsys0.cache2.CleanEvict_mshr_misses::total 28677 # number of CleanEvict MSHR misses
system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys2.tester0 3779 # number of UpgradeReq MSHR misses
system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys2.tester1 3809 # number of UpgradeReq MSHR misses
system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys3.tester0 3732 # number of UpgradeReq MSHR misses
system.l2subsys0.cache2.UpgradeReq_mshr_misses::l0subsys3.tester1 3718 # number of UpgradeReq MSHR misses
system.l2subsys0.cache2.UpgradeReq_mshr_misses::total 15038 # number of UpgradeReq MSHR misses
system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys2.tester0 15693 # number of ReadExReq MSHR misses
system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys2.tester1 15837 # number of ReadExReq MSHR misses
system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys3.tester0 16433 # number of ReadExReq MSHR misses
system.l2subsys0.cache2.ReadExReq_mshr_misses::l0subsys3.tester1 15729 # number of ReadExReq MSHR misses
system.l2subsys0.cache2.ReadExReq_mshr_misses::total 63692 # number of ReadExReq MSHR misses
system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys2.tester0 28165 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys2.tester1 27559 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys3.tester0 28484 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache2.ReadSharedReq_mshr_misses::l0subsys3.tester1 27499 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache2.ReadSharedReq_mshr_misses::total 111707 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache2.demand_mshr_misses::l0subsys2.tester0 43858 # number of demand (read+write) MSHR misses
system.l2subsys0.cache2.demand_mshr_misses::l0subsys2.tester1 43396 # number of demand (read+write) MSHR misses
system.l2subsys0.cache2.demand_mshr_misses::l0subsys3.tester0 44917 # number of demand (read+write) MSHR misses
system.l2subsys0.cache2.demand_mshr_misses::l0subsys3.tester1 43228 # number of demand (read+write) MSHR misses
system.l2subsys0.cache2.demand_mshr_misses::total 175399 # number of demand (read+write) MSHR misses
system.l2subsys0.cache2.overall_mshr_misses::l0subsys2.tester0 43858 # number of overall MSHR misses
system.l2subsys0.cache2.overall_mshr_misses::l0subsys2.tester1 43396 # number of overall MSHR misses
system.l2subsys0.cache2.overall_mshr_misses::l0subsys3.tester0 44917 # number of overall MSHR misses
system.l2subsys0.cache2.overall_mshr_misses::l0subsys3.tester1 43228 # number of overall MSHR misses
system.l2subsys0.cache2.overall_mshr_misses::total 175399 # number of overall MSHR misses
system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys2.tester0 87716721 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys2.tester1 87523068 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys3.tester0 86908752 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::l0subsys3.tester1 86127988 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache2.UpgradeReq_mshr_miss_latency::total 348276529 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys2.tester0 1378577336 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys2.tester1 1392761675 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys3.tester0 1410632488 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::l0subsys3.tester1 1363736548 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache2.ReadExReq_mshr_miss_latency::total 5545708047 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys2.tester0 2460445117 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys2.tester1 2424688757 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys3.tester0 2480742193 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::l0subsys3.tester1 2390942670 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_latency::total 9756818737 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys2.tester0 3839022453 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys2.tester1 3817450432 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys3.tester0 3891374681 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache2.demand_mshr_miss_latency::l0subsys3.tester1 3754679218 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache2.demand_mshr_miss_latency::total 15302526784 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys2.tester0 3839022453 # number of overall MSHR miss cycles
system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys2.tester1 3817450432 # number of overall MSHR miss cycles
system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys3.tester0 3891374681 # number of overall MSHR miss cycles
system.l2subsys0.cache2.overall_mshr_miss_latency::l0subsys3.tester1 3754679218 # number of overall MSHR miss cycles
system.l2subsys0.cache2.overall_mshr_miss_latency::total 15302526784 # number of overall MSHR miss cycles
system.l2subsys0.cache2.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.l2subsys0.cache2.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys2.tester0 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys2.tester1 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys3.tester0 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::l0subsys3.tester1 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache2.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys2.tester0 0.982840 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys2.tester1 0.978922 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys3.tester0 0.980957 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::l0subsys3.tester1 0.978476 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadExReq_mshr_miss_rate::total 0.980299 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys2.tester0 0.964852 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys2.tester1 0.958407 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys3.tester0 0.957832 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::l0subsys3.tester1 0.958621 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.ReadSharedReq_mshr_miss_rate::total 0.959930 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys2.tester0 0.971212 # mshr miss rate for demand accesses
system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys2.tester1 0.965794 # mshr miss rate for demand accesses
system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys3.tester0 0.966165 # mshr miss rate for demand accesses
system.l2subsys0.cache2.demand_mshr_miss_rate::l0subsys3.tester1 0.965751 # mshr miss rate for demand accesses
system.l2subsys0.cache2.demand_mshr_miss_rate::total 0.967228 # mshr miss rate for demand accesses
system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys2.tester0 0.971212 # mshr miss rate for overall accesses
system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys2.tester1 0.965794 # mshr miss rate for overall accesses
system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys3.tester0 0.966165 # mshr miss rate for overall accesses
system.l2subsys0.cache2.overall_mshr_miss_rate::l0subsys3.tester1 0.965751 # mshr miss rate for overall accesses
system.l2subsys0.cache2.overall_mshr_miss_rate::total 0.967228 # mshr miss rate for overall accesses
system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys2.tester0 23211.622387 # average UpgradeReq mshr miss latency
system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys2.tester1 22977.964820 # average UpgradeReq mshr miss latency
system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys3.tester0 23287.446945 # average UpgradeReq mshr miss latency
system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::l0subsys3.tester1 23165.139322 # average UpgradeReq mshr miss latency
system.l2subsys0.cache2.UpgradeReq_avg_mshr_miss_latency::total 23159.763865 # average UpgradeReq mshr miss latency
system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys2.tester0 87846.640923 # average ReadExReq mshr miss latency
system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys2.tester1 87943.529393 # average ReadExReq mshr miss latency
system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys3.tester0 85841.446358 # average ReadExReq mshr miss latency
system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::l0subsys3.tester1 86702.050226 # average ReadExReq mshr miss latency
system.l2subsys0.cache2.ReadExReq_avg_mshr_miss_latency::total 87070.716055 # average ReadExReq mshr miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys2.tester0 87358.250204 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys2.tester1 87981.739432 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys3.tester0 87092.479743 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::l0subsys3.tester1 86946.531510 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache2.ReadSharedReq_avg_mshr_miss_latency::total 87342.948401 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys2.tester0 87533.003169 # average overall mshr miss latency
system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys2.tester1 87967.795004 # average overall mshr miss latency
system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys3.tester0 86634.785961 # average overall mshr miss latency
system.l2subsys0.cache2.demand_avg_mshr_miss_latency::l0subsys3.tester1 86857.574211 # average overall mshr miss latency
system.l2subsys0.cache2.demand_avg_mshr_miss_latency::total 87244.093661 # average overall mshr miss latency
system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys2.tester0 87533.003169 # average overall mshr miss latency
system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys2.tester1 87967.795004 # average overall mshr miss latency
system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys3.tester0 86634.785961 # average overall mshr miss latency
system.l2subsys0.cache2.overall_avg_mshr_miss_latency::l0subsys3.tester1 86857.574211 # average overall mshr miss latency
system.l2subsys0.cache2.overall_avg_mshr_miss_latency::total 87244.093661 # average overall mshr miss latency
system.l2subsys0.cache3.tags.replacements 130662 # number of replacements
system.l2subsys0.cache3.tags.tagsinuse 1489.946036 # Cycle average of tags in use
system.l2subsys0.cache3.tags.total_refs 67604 # Total number of references to valid blocks.
system.l2subsys0.cache3.tags.sampled_refs 132161 # Sample count of references to valid blocks.
system.l2subsys0.cache3.tags.avg_refs 0.511528 # Average number of references to valid blocks.
system.l2subsys0.cache3.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2subsys0.cache3.tags.occ_blocks::writebacks 425.979862 # Average occupied blocks per requestor
system.l2subsys0.cache3.tags.occ_blocks::l0subsys4.tester0 268.595502 # Average occupied blocks per requestor
system.l2subsys0.cache3.tags.occ_blocks::l0subsys4.tester1 251.873835 # Average occupied blocks per requestor
system.l2subsys0.cache3.tags.occ_blocks::l0subsys5.tester0 272.521788 # Average occupied blocks per requestor
system.l2subsys0.cache3.tags.occ_blocks::l0subsys5.tester1 270.975049 # Average occupied blocks per requestor
system.l2subsys0.cache3.tags.occ_percent::writebacks 0.277331 # Average percentage of cache occupancy
system.l2subsys0.cache3.tags.occ_percent::l0subsys4.tester0 0.174867 # Average percentage of cache occupancy
system.l2subsys0.cache3.tags.occ_percent::l0subsys4.tester1 0.163980 # Average percentage of cache occupancy
system.l2subsys0.cache3.tags.occ_percent::l0subsys5.tester0 0.177423 # Average percentage of cache occupancy
system.l2subsys0.cache3.tags.occ_percent::l0subsys5.tester1 0.176416 # Average percentage of cache occupancy
system.l2subsys0.cache3.tags.occ_percent::total 0.970017 # Average percentage of cache occupancy
system.l2subsys0.cache3.tags.occ_task_id_blocks::1024 1499 # Occupied blocks per task id
system.l2subsys0.cache3.tags.age_task_id_blocks_1024::0 200 # Occupied blocks per task id
system.l2subsys0.cache3.tags.age_task_id_blocks_1024::1 983 # Occupied blocks per task id
system.l2subsys0.cache3.tags.age_task_id_blocks_1024::2 316 # Occupied blocks per task id
system.l2subsys0.cache3.tags.occ_task_id_percent::1024 0.975911 # Percentage of cache occupancy per task id
system.l2subsys0.cache3.tags.tag_accesses 4225473 # Number of tag accesses
system.l2subsys0.cache3.tags.data_accesses 4225473 # Number of data accesses
system.l2subsys0.cache3.WritebackDirty_hits::writebacks 47372 # number of WritebackDirty hits
system.l2subsys0.cache3.WritebackDirty_hits::total 47372 # number of WritebackDirty hits
system.l2subsys0.cache3.ReadExReq_hits::l0subsys4.tester0 45 # number of ReadExReq hits
system.l2subsys0.cache3.ReadExReq_hits::l0subsys4.tester1 48 # number of ReadExReq hits
system.l2subsys0.cache3.ReadExReq_hits::l0subsys5.tester0 51 # number of ReadExReq hits
system.l2subsys0.cache3.ReadExReq_hits::l0subsys5.tester1 43 # number of ReadExReq hits
system.l2subsys0.cache3.ReadExReq_hits::total 187 # number of ReadExReq hits
system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys4.tester0 655 # number of ReadSharedReq hits
system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys4.tester1 678 # number of ReadSharedReq hits
system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys5.tester0 569 # number of ReadSharedReq hits
system.l2subsys0.cache3.ReadSharedReq_hits::l0subsys5.tester1 592 # number of ReadSharedReq hits
system.l2subsys0.cache3.ReadSharedReq_hits::total 2494 # number of ReadSharedReq hits
system.l2subsys0.cache3.demand_hits::l0subsys4.tester0 700 # number of demand (read+write) hits
system.l2subsys0.cache3.demand_hits::l0subsys4.tester1 726 # number of demand (read+write) hits
system.l2subsys0.cache3.demand_hits::l0subsys5.tester0 620 # number of demand (read+write) hits
system.l2subsys0.cache3.demand_hits::l0subsys5.tester1 635 # number of demand (read+write) hits
system.l2subsys0.cache3.demand_hits::total 2681 # number of demand (read+write) hits
system.l2subsys0.cache3.overall_hits::l0subsys4.tester0 700 # number of overall hits
system.l2subsys0.cache3.overall_hits::l0subsys4.tester1 726 # number of overall hits
system.l2subsys0.cache3.overall_hits::l0subsys5.tester0 620 # number of overall hits
system.l2subsys0.cache3.overall_hits::l0subsys5.tester1 635 # number of overall hits
system.l2subsys0.cache3.overall_hits::total 2681 # number of overall hits
system.l2subsys0.cache3.UpgradeReq_misses::l0subsys4.tester0 3869 # number of UpgradeReq misses
system.l2subsys0.cache3.UpgradeReq_misses::l0subsys4.tester1 3840 # number of UpgradeReq misses
system.l2subsys0.cache3.UpgradeReq_misses::l0subsys5.tester0 3845 # number of UpgradeReq misses
system.l2subsys0.cache3.UpgradeReq_misses::l0subsys5.tester1 3621 # number of UpgradeReq misses
system.l2subsys0.cache3.UpgradeReq_misses::total 15175 # number of UpgradeReq misses
system.l2subsys0.cache3.ReadExReq_misses::l0subsys4.tester0 16646 # number of ReadExReq misses
system.l2subsys0.cache3.ReadExReq_misses::l0subsys4.tester1 16118 # number of ReadExReq misses
system.l2subsys0.cache3.ReadExReq_misses::l0subsys5.tester0 16903 # number of ReadExReq misses
system.l2subsys0.cache3.ReadExReq_misses::l0subsys5.tester1 16518 # number of ReadExReq misses
system.l2subsys0.cache3.ReadExReq_misses::total 66185 # number of ReadExReq misses
system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys4.tester0 28947 # number of ReadSharedReq misses
system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys4.tester1 28300 # number of ReadSharedReq misses
system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys5.tester0 30131 # number of ReadSharedReq misses
system.l2subsys0.cache3.ReadSharedReq_misses::l0subsys5.tester1 29474 # number of ReadSharedReq misses
system.l2subsys0.cache3.ReadSharedReq_misses::total 116852 # number of ReadSharedReq misses
system.l2subsys0.cache3.demand_misses::l0subsys4.tester0 45593 # number of demand (read+write) misses
system.l2subsys0.cache3.demand_misses::l0subsys4.tester1 44418 # number of demand (read+write) misses
system.l2subsys0.cache3.demand_misses::l0subsys5.tester0 47034 # number of demand (read+write) misses
system.l2subsys0.cache3.demand_misses::l0subsys5.tester1 45992 # number of demand (read+write) misses
system.l2subsys0.cache3.demand_misses::total 183037 # number of demand (read+write) misses
system.l2subsys0.cache3.overall_misses::l0subsys4.tester0 45593 # number of overall misses
system.l2subsys0.cache3.overall_misses::l0subsys4.tester1 44418 # number of overall misses
system.l2subsys0.cache3.overall_misses::l0subsys5.tester0 47034 # number of overall misses
system.l2subsys0.cache3.overall_misses::l0subsys5.tester1 45992 # number of overall misses
system.l2subsys0.cache3.overall_misses::total 183037 # number of overall misses
system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys4.tester0 67607414 # number of UpgradeReq miss cycles
system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys4.tester1 68853013 # number of UpgradeReq miss cycles
system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys5.tester0 66475482 # number of UpgradeReq miss cycles
system.l2subsys0.cache3.UpgradeReq_miss_latency::l0subsys5.tester1 60231217 # number of UpgradeReq miss cycles
system.l2subsys0.cache3.UpgradeReq_miss_latency::total 263167126 # number of UpgradeReq miss cycles
system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys4.tester0 1638669668 # number of ReadExReq miss cycles
system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys4.tester1 1540778847 # number of ReadExReq miss cycles
system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys5.tester0 1613231527 # number of ReadExReq miss cycles
system.l2subsys0.cache3.ReadExReq_miss_latency::l0subsys5.tester1 1593631051 # number of ReadExReq miss cycles
system.l2subsys0.cache3.ReadExReq_miss_latency::total 6386311093 # number of ReadExReq miss cycles
system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys4.tester0 2855133335 # number of ReadSharedReq miss cycles
system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys4.tester1 2727374504 # number of ReadSharedReq miss cycles
system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys5.tester0 2876692746 # number of ReadSharedReq miss cycles
system.l2subsys0.cache3.ReadSharedReq_miss_latency::l0subsys5.tester1 2842735649 # number of ReadSharedReq miss cycles
system.l2subsys0.cache3.ReadSharedReq_miss_latency::total 11301936234 # number of ReadSharedReq miss cycles
system.l2subsys0.cache3.demand_miss_latency::l0subsys4.tester0 4493803003 # number of demand (read+write) miss cycles
system.l2subsys0.cache3.demand_miss_latency::l0subsys4.tester1 4268153351 # number of demand (read+write) miss cycles
system.l2subsys0.cache3.demand_miss_latency::l0subsys5.tester0 4489924273 # number of demand (read+write) miss cycles
system.l2subsys0.cache3.demand_miss_latency::l0subsys5.tester1 4436366700 # number of demand (read+write) miss cycles
system.l2subsys0.cache3.demand_miss_latency::total 17688247327 # number of demand (read+write) miss cycles
system.l2subsys0.cache3.overall_miss_latency::l0subsys4.tester0 4493803003 # number of overall miss cycles
system.l2subsys0.cache3.overall_miss_latency::l0subsys4.tester1 4268153351 # number of overall miss cycles
system.l2subsys0.cache3.overall_miss_latency::l0subsys5.tester0 4489924273 # number of overall miss cycles
system.l2subsys0.cache3.overall_miss_latency::l0subsys5.tester1 4436366700 # number of overall miss cycles
system.l2subsys0.cache3.overall_miss_latency::total 17688247327 # number of overall miss cycles
system.l2subsys0.cache3.WritebackDirty_accesses::writebacks 47372 # number of WritebackDirty accesses(hits+misses)
system.l2subsys0.cache3.WritebackDirty_accesses::total 47372 # number of WritebackDirty accesses(hits+misses)
system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys4.tester0 3869 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys4.tester1 3840 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys5.tester0 3845 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache3.UpgradeReq_accesses::l0subsys5.tester1 3621 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache3.UpgradeReq_accesses::total 15175 # number of UpgradeReq accesses(hits+misses)
system.l2subsys0.cache3.ReadExReq_accesses::l0subsys4.tester0 16691 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache3.ReadExReq_accesses::l0subsys4.tester1 16166 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache3.ReadExReq_accesses::l0subsys5.tester0 16954 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache3.ReadExReq_accesses::l0subsys5.tester1 16561 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache3.ReadExReq_accesses::total 66372 # number of ReadExReq accesses(hits+misses)
system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys4.tester0 29602 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys4.tester1 28978 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys5.tester0 30700 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache3.ReadSharedReq_accesses::l0subsys5.tester1 30066 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache3.ReadSharedReq_accesses::total 119346 # number of ReadSharedReq accesses(hits+misses)
system.l2subsys0.cache3.demand_accesses::l0subsys4.tester0 46293 # number of demand (read+write) accesses
system.l2subsys0.cache3.demand_accesses::l0subsys4.tester1 45144 # number of demand (read+write) accesses
system.l2subsys0.cache3.demand_accesses::l0subsys5.tester0 47654 # number of demand (read+write) accesses
system.l2subsys0.cache3.demand_accesses::l0subsys5.tester1 46627 # number of demand (read+write) accesses
system.l2subsys0.cache3.demand_accesses::total 185718 # number of demand (read+write) accesses
system.l2subsys0.cache3.overall_accesses::l0subsys4.tester0 46293 # number of overall (read+write) accesses
system.l2subsys0.cache3.overall_accesses::l0subsys4.tester1 45144 # number of overall (read+write) accesses
system.l2subsys0.cache3.overall_accesses::l0subsys5.tester0 47654 # number of overall (read+write) accesses
system.l2subsys0.cache3.overall_accesses::l0subsys5.tester1 46627 # number of overall (read+write) accesses
system.l2subsys0.cache3.overall_accesses::total 185718 # number of overall (read+write) accesses
system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys4.tester0 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys4.tester1 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys5.tester0 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_miss_rate::l0subsys5.tester1 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys4.tester0 0.997304 # miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys4.tester1 0.997031 # miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys5.tester0 0.996992 # miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_miss_rate::l0subsys5.tester1 0.997404 # miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_miss_rate::total 0.997183 # miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys4.tester0 0.977873 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys4.tester1 0.976603 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys5.tester0 0.981466 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_miss_rate::l0subsys5.tester1 0.980310 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_miss_rate::total 0.979103 # miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.demand_miss_rate::l0subsys4.tester0 0.984879 # miss rate for demand accesses
system.l2subsys0.cache3.demand_miss_rate::l0subsys4.tester1 0.983918 # miss rate for demand accesses
system.l2subsys0.cache3.demand_miss_rate::l0subsys5.tester0 0.986990 # miss rate for demand accesses
system.l2subsys0.cache3.demand_miss_rate::l0subsys5.tester1 0.986381 # miss rate for demand accesses
system.l2subsys0.cache3.demand_miss_rate::total 0.985564 # miss rate for demand accesses
system.l2subsys0.cache3.overall_miss_rate::l0subsys4.tester0 0.984879 # miss rate for overall accesses
system.l2subsys0.cache3.overall_miss_rate::l0subsys4.tester1 0.983918 # miss rate for overall accesses
system.l2subsys0.cache3.overall_miss_rate::l0subsys5.tester0 0.986990 # miss rate for overall accesses
system.l2subsys0.cache3.overall_miss_rate::l0subsys5.tester1 0.986381 # miss rate for overall accesses
system.l2subsys0.cache3.overall_miss_rate::total 0.985564 # miss rate for overall accesses
system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys4.tester0 17474.131300 # average UpgradeReq miss latency
system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys4.tester1 17930.472135 # average UpgradeReq miss latency
system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys5.tester0 17288.811964 # average UpgradeReq miss latency
system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::l0subsys5.tester1 16633.862745 # average UpgradeReq miss latency
system.l2subsys0.cache3.UpgradeReq_avg_miss_latency::total 17342.149984 # average UpgradeReq miss latency
system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys4.tester0 98442.248468 # average ReadExReq miss latency
system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys4.tester1 95593.674587 # average ReadExReq miss latency
system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys5.tester0 95440.544696 # average ReadExReq miss latency
system.l2subsys0.cache3.ReadExReq_avg_miss_latency::l0subsys5.tester1 96478.450842 # average ReadExReq miss latency
system.l2subsys0.cache3.ReadExReq_avg_miss_latency::total 96491.819793 # average ReadExReq miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys4.tester0 98633.134176 # average ReadSharedReq miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys4.tester1 96373.657385 # average ReadSharedReq miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys5.tester0 95472.860044 # average ReadSharedReq miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::l0subsys5.tester1 96448.926138 # average ReadSharedReq miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_miss_latency::total 96720.092373 # average ReadSharedReq miss latency
system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys4.tester0 98563.441822 # average overall miss latency
system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys4.tester1 96090.624319 # average overall miss latency
system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys5.tester0 95461.246609 # average overall miss latency
system.l2subsys0.cache3.demand_avg_miss_latency::l0subsys5.tester1 96459.529918 # average overall miss latency
system.l2subsys0.cache3.demand_avg_miss_latency::total 96637.550479 # average overall miss latency
system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys4.tester0 98563.441822 # average overall miss latency
system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys4.tester1 96090.624319 # average overall miss latency
system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys5.tester0 95461.246609 # average overall miss latency
system.l2subsys0.cache3.overall_avg_miss_latency::l0subsys5.tester1 96459.529918 # average overall miss latency
system.l2subsys0.cache3.overall_avg_miss_latency::total 96637.550479 # average overall miss latency
system.l2subsys0.cache3.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2subsys0.cache3.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache3.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2subsys0.cache3.blocked::no_targets 0 # number of cycles access was blocked
system.l2subsys0.cache3.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2subsys0.cache3.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2subsys0.cache3.writebacks::writebacks 46539 # number of writebacks
system.l2subsys0.cache3.writebacks::total 46539 # number of writebacks
system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys4.tester0 245 # number of ReadExReq MSHR hits
system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys4.tester1 276 # number of ReadExReq MSHR hits
system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys5.tester0 228 # number of ReadExReq MSHR hits
system.l2subsys0.cache3.ReadExReq_mshr_hits::l0subsys5.tester1 276 # number of ReadExReq MSHR hits
system.l2subsys0.cache3.ReadExReq_mshr_hits::total 1025 # number of ReadExReq MSHR hits
system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys4.tester0 453 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys4.tester1 535 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys5.tester0 383 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache3.ReadSharedReq_mshr_hits::l0subsys5.tester1 507 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache3.ReadSharedReq_mshr_hits::total 1878 # number of ReadSharedReq MSHR hits
system.l2subsys0.cache3.demand_mshr_hits::l0subsys4.tester0 698 # number of demand (read+write) MSHR hits
system.l2subsys0.cache3.demand_mshr_hits::l0subsys4.tester1 811 # number of demand (read+write) MSHR hits
system.l2subsys0.cache3.demand_mshr_hits::l0subsys5.tester0 611 # number of demand (read+write) MSHR hits
system.l2subsys0.cache3.demand_mshr_hits::l0subsys5.tester1 783 # number of demand (read+write) MSHR hits
system.l2subsys0.cache3.demand_mshr_hits::total 2903 # number of demand (read+write) MSHR hits
system.l2subsys0.cache3.overall_mshr_hits::l0subsys4.tester0 698 # number of overall MSHR hits
system.l2subsys0.cache3.overall_mshr_hits::l0subsys4.tester1 811 # number of overall MSHR hits
system.l2subsys0.cache3.overall_mshr_hits::l0subsys5.tester0 611 # number of overall MSHR hits
system.l2subsys0.cache3.overall_mshr_hits::l0subsys5.tester1 783 # number of overall MSHR hits
system.l2subsys0.cache3.overall_mshr_hits::total 2903 # number of overall MSHR hits
system.l2subsys0.cache3.CleanEvict_mshr_misses::writebacks 29209 # number of CleanEvict MSHR misses
system.l2subsys0.cache3.CleanEvict_mshr_misses::total 29209 # number of CleanEvict MSHR misses
system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys4.tester0 3869 # number of UpgradeReq MSHR misses
system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys4.tester1 3840 # number of UpgradeReq MSHR misses
system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys5.tester0 3845 # number of UpgradeReq MSHR misses
system.l2subsys0.cache3.UpgradeReq_mshr_misses::l0subsys5.tester1 3621 # number of UpgradeReq MSHR misses
system.l2subsys0.cache3.UpgradeReq_mshr_misses::total 15175 # number of UpgradeReq MSHR misses
system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys4.tester0 16401 # number of ReadExReq MSHR misses
system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys4.tester1 15842 # number of ReadExReq MSHR misses
system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys5.tester0 16675 # number of ReadExReq MSHR misses
system.l2subsys0.cache3.ReadExReq_mshr_misses::l0subsys5.tester1 16242 # number of ReadExReq MSHR misses
system.l2subsys0.cache3.ReadExReq_mshr_misses::total 65160 # number of ReadExReq MSHR misses
system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys4.tester0 28494 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys4.tester1 27765 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys5.tester0 29748 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache3.ReadSharedReq_mshr_misses::l0subsys5.tester1 28967 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache3.ReadSharedReq_mshr_misses::total 114974 # number of ReadSharedReq MSHR misses
system.l2subsys0.cache3.demand_mshr_misses::l0subsys4.tester0 44895 # number of demand (read+write) MSHR misses
system.l2subsys0.cache3.demand_mshr_misses::l0subsys4.tester1 43607 # number of demand (read+write) MSHR misses
system.l2subsys0.cache3.demand_mshr_misses::l0subsys5.tester0 46423 # number of demand (read+write) MSHR misses
system.l2subsys0.cache3.demand_mshr_misses::l0subsys5.tester1 45209 # number of demand (read+write) MSHR misses
system.l2subsys0.cache3.demand_mshr_misses::total 180134 # number of demand (read+write) MSHR misses
system.l2subsys0.cache3.overall_mshr_misses::l0subsys4.tester0 44895 # number of overall MSHR misses
system.l2subsys0.cache3.overall_mshr_misses::l0subsys4.tester1 43607 # number of overall MSHR misses
system.l2subsys0.cache3.overall_mshr_misses::l0subsys5.tester0 46423 # number of overall MSHR misses
system.l2subsys0.cache3.overall_mshr_misses::l0subsys5.tester1 45209 # number of overall MSHR misses
system.l2subsys0.cache3.overall_mshr_misses::total 180134 # number of overall MSHR misses
system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys4.tester0 91886600 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys4.tester1 90820502 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys5.tester0 89848757 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::l0subsys5.tester1 84122080 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache3.UpgradeReq_mshr_miss_latency::total 356677939 # number of UpgradeReq MSHR miss cycles
system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys4.tester0 1466459451 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys4.tester1 1373906273 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys5.tester0 1438641443 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::l0subsys5.tester1 1422719440 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache3.ReadExReq_mshr_miss_latency::total 5701726607 # number of ReadExReq MSHR miss cycles
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys4.tester0 2558187069 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys4.tester1 2436289189 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys5.tester0 2569282728 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::l0subsys5.tester1 2539630448 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_latency::total 10103389434 # number of ReadSharedReq MSHR miss cycles
system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys4.tester0 4024646520 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys4.tester1 3810195462 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys5.tester0 4007924171 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache3.demand_mshr_miss_latency::l0subsys5.tester1 3962349888 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache3.demand_mshr_miss_latency::total 15805116041 # number of demand (read+write) MSHR miss cycles
system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys4.tester0 4024646520 # number of overall MSHR miss cycles
system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys4.tester1 3810195462 # number of overall MSHR miss cycles
system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys5.tester0 4007924171 # number of overall MSHR miss cycles
system.l2subsys0.cache3.overall_mshr_miss_latency::l0subsys5.tester1 3962349888 # number of overall MSHR miss cycles
system.l2subsys0.cache3.overall_mshr_miss_latency::total 15805116041 # number of overall MSHR miss cycles
system.l2subsys0.cache3.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.l2subsys0.cache3.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys4.tester0 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys4.tester1 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys5.tester0 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::l0subsys5.tester1 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache3.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys4.tester0 0.982625 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys4.tester1 0.979958 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys5.tester0 0.983544 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::l0subsys5.tester1 0.980738 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadExReq_mshr_miss_rate::total 0.981739 # mshr miss rate for ReadExReq accesses
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys4.tester0 0.962570 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys4.tester1 0.958141 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys5.tester0 0.968990 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::l0subsys5.tester1 0.963447 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.ReadSharedReq_mshr_miss_rate::total 0.963367 # mshr miss rate for ReadSharedReq accesses
system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys4.tester0 0.969801 # mshr miss rate for demand accesses
system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys4.tester1 0.965953 # mshr miss rate for demand accesses
system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys5.tester0 0.974168 # mshr miss rate for demand accesses
system.l2subsys0.cache3.demand_mshr_miss_rate::l0subsys5.tester1 0.969588 # mshr miss rate for demand accesses
system.l2subsys0.cache3.demand_mshr_miss_rate::total 0.969933 # mshr miss rate for demand accesses
system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys4.tester0 0.969801 # mshr miss rate for overall accesses
system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys4.tester1 0.965953 # mshr miss rate for overall accesses
system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys5.tester0 0.974168 # mshr miss rate for overall accesses
system.l2subsys0.cache3.overall_mshr_miss_rate::l0subsys5.tester1 0.969588 # mshr miss rate for overall accesses
system.l2subsys0.cache3.overall_mshr_miss_rate::total 0.969933 # mshr miss rate for overall accesses
system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys4.tester0 23749.444301 # average UpgradeReq mshr miss latency
system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys4.tester1 23651.172396 # average UpgradeReq mshr miss latency
system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys5.tester0 23367.687126 # average UpgradeReq mshr miss latency
system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::l0subsys5.tester1 23231.726043 # average UpgradeReq mshr miss latency
system.l2subsys0.cache3.UpgradeReq_avg_mshr_miss_latency::total 23504.312290 # average UpgradeReq mshr miss latency
system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys4.tester0 89412.807207 # average ReadExReq mshr miss latency
system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys4.tester1 86725.556937 # average ReadExReq mshr miss latency
system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys5.tester0 86275.348906 # average ReadExReq mshr miss latency
system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::l0subsys5.tester1 87595.089275 # average ReadExReq mshr miss latency
system.l2subsys0.cache3.ReadExReq_avg_mshr_miss_latency::total 87503.477701 # average ReadExReq mshr miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys4.tester0 89779.850811 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys4.tester1 87746.774320 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys5.tester0 86368.250908 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::l0subsys5.tester1 87673.229813 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache3.ReadSharedReq_avg_mshr_miss_latency::total 87875.427784 # average ReadSharedReq mshr miss latency
system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys4.tester0 89645.762780 # average overall mshr miss latency
system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys4.tester1 87375.775953 # average overall mshr miss latency
system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys5.tester0 86334.880792 # average overall mshr miss latency
system.l2subsys0.cache3.demand_avg_mshr_miss_latency::l0subsys5.tester1 87645.156672 # average overall mshr miss latency
system.l2subsys0.cache3.demand_avg_mshr_miss_latency::total 87740.882016 # average overall mshr miss latency
system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys4.tester0 89645.762780 # average overall mshr miss latency
system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys4.tester1 87375.775953 # average overall mshr miss latency
system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys5.tester0 86334.880792 # average overall mshr miss latency
system.l2subsys0.cache3.overall_avg_mshr_miss_latency::l0subsys5.tester1 87645.156672 # average overall mshr miss latency
system.l2subsys0.cache3.overall_avg_mshr_miss_latency::total 87740.882016 # average overall mshr miss latency
system.l2subsys0.tester.numPackets 68517 # Number of packets generated
system.l2subsys0.tester.numRetries 121 # Number of retries
system.l2subsys0.tester.retryTicks 5829034 # Time spent waiting due to back-pressure (ticks)
system.l2subsys0.xbar.snoop_filter.tot_requests 1076493 # Total number of requests made to the snoop filter.
system.l2subsys0.xbar.snoop_filter.hit_single_requests 529775 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2subsys0.xbar.snoop_filter.hit_multi_requests 120892 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2subsys0.xbar.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l2subsys0.xbar.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2subsys0.xbar.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2subsys0.xbar.trans_dist::ReadResp 374921 # Transaction distribution
system.l2subsys0.xbar.trans_dist::ReadRespWithInvalidate 1348 # Transaction distribution
system.l2subsys0.xbar.trans_dist::WritebackDirty 151339 # Transaction distribution
system.l2subsys0.xbar.trans_dist::CleanEvict 272890 # Transaction distribution
system.l2subsys0.xbar.trans_dist::UpgradeReq 55357 # Transaction distribution
system.l2subsys0.xbar.trans_dist::UpgradeResp 28680 # Transaction distribution
system.l2subsys0.xbar.trans_dist::ReadExReq 220635 # Transaction distribution
system.l2subsys0.xbar.trans_dist::ReadExResp 216743 # Transaction distribution
system.l2subsys0.xbar.trans_dist::ReadSharedReq 376272 # Transaction distribution
system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache1.mem_side::system.physmem.port 471947 # Packet count per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache2.mem_side::system.physmem.port 447710 # Packet count per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache3.mem_side::system.physmem.port 461540 # Packet count per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_count_system.l2subsys0.cache0.mem_side::system.physmem.port 125522 # Packet count per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_count::total 1506719 # Packet count per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache1.mem_side::system.physmem.port 11798528 # Cumulative packet size per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache2.mem_side::system.physmem.port 11044864 # Cumulative packet size per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache3.mem_side::system.physmem.port 11439552 # Cumulative packet size per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_size_system.l2subsys0.cache0.mem_side::system.physmem.port 2937216 # Cumulative packet size per connected master and slave (bytes)
system.l2subsys0.xbar.pkt_size::total 37220160 # Cumulative packet size per connected master and slave (bytes)
system.l2subsys0.xbar.snoops 200506 # Total snoops (count)
system.l2subsys0.xbar.snoop_fanout::samples 652264 # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::mean 0.480016 # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::stdev 0.745912 # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::0 429345 65.82% 65.82% # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::1 142615 21.86% 87.69% # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::2 70430 10.80% 98.49% # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::3 9874 1.51% 100.00% # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::min_value 0 # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::max_value 3 # Request fanout histogram
system.l2subsys0.xbar.snoop_fanout::total 652264 # Request fanout histogram
system.l2subsys0.xbar.reqLayer0.occupancy 1612904465 # Layer occupancy (ticks)
system.l2subsys0.xbar.reqLayer0.utilization 16.1 # Layer utilization (%)
system.l2subsys0.xbar.respLayer0.occupancy 655215336 # Layer occupancy (ticks)
system.l2subsys0.xbar.respLayer0.utilization 6.6 # Layer utilization (%)
system.l2subsys0.xbar.respLayer1.occupancy 628908219 # Layer occupancy (ticks)
system.l2subsys0.xbar.respLayer1.utilization 6.3 # Layer utilization (%)
system.l2subsys0.xbar.respLayer2.occupancy 645551493 # Layer occupancy (ticks)
system.l2subsys0.xbar.respLayer2.utilization 6.5 # Layer utilization (%)
system.l2subsys0.xbar.respLayer3.occupancy 182844725 # Layer occupancy (ticks)
system.l2subsys0.xbar.respLayer3.utilization 1.8 # Layer utilization (%)
---------- End Simulation Statistics ----------
|