1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
|
/*
* Copyright (c) 2016 The University of Virginia
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met: redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer;
* redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution;
* neither the name of the copyright holders nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Alec Roelke
*/
#pragma once
#include <cstdint>
#include <limits>
#include "insttest.h"
namespace D
{
constexpr inline uint64_t
bits(double d)
{
return reinterpret_cast<uint64_t&>(d);
}
constexpr inline double
number(uint64_t b)
{
return reinterpret_cast<double&>(b);
}
inline bool
isquietnan(double f)
{
return std::isnan(f) && (bits(f)&0x0008000000000000ULL) != 0;
}
inline bool
issignalingnan(double f)
{
return std::isnan(f) && (bits(f)&0x0008000000000000ULL) == 0;
}
inline double
load(double mem)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fld %0,%1"
: "=f" (fd)
: "m" (mem));
return fd;
}
inline double
store(double fs)
{
double mem = std::numeric_limits<double>::signaling_NaN();
asm volatile("fsd %1,%0" : "=m" (mem) : "f" (fs));
return mem;
}
inline double
fmadd_d(double fs1, double fs2, double fs3)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FR4OP("fmadd.d", fd, fs1, fs2, fs3);
return fd;
}
inline double
fmsub_d(double fs1, double fs2, double fs3)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FR4OP("fmsub.d", fd, fs1, fs2, fs3);
return fd;
}
inline double
fnmsub_d(double fs1, double fs2, double fs3)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FR4OP("fnmsub.d", fd, fs1, fs2, fs3);
return fd;
}
inline double
fnmadd_d(double fs1, double fs2, double fs3)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FR4OP("fnmadd.d", fd, fs1, fs2, fs3);
return fd;
}
inline double
fadd_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fadd.d", fd, fs1, fs2);
return fd;
}
inline double
fsub_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fsub.d", fd, fs1, fs2);
return fd;
}
inline double
fmul_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fmul.d", fd, fs1, fs2);
return fd;
}
inline double
fdiv_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fdiv.d", fd, fs1, fs2);
return fd;
}
inline double
fsqrt_d(double fs1)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fsqrt.d %0,%1" : "=f" (fd) : "f" (fs1));
return fd;
}
inline double
fsgnj_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fsgnj.d", fd, fs1, fs2);
return fd;
}
inline double
fsgnjn_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fsgnjn.d", fd, fs1, fs2);
return fd;
}
inline double
fsgnjx_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fsgnjx.d", fd, fs1, fs2);
return fd;
}
inline double
fmin_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fmin.d", fd, fs1, fs2);
return fd;
}
inline double
fmax_d(double fs1, double fs2)
{
double fd = std::numeric_limits<double>::signaling_NaN();
FROP("fmax.d", fd, fs1, fs2);
return fd;
}
inline float
fcvt_s_d(double fs1)
{
float fd = std::numeric_limits<float>::signaling_NaN();
asm volatile("fcvt.s.d %0,%1" : "=f" (fd) : "f" (fs1));
return fd;
}
inline double
fcvt_d_s(float fs1)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fcvt.d.s %0,%1" : "=f" (fd) : "f" (fs1));
return fd;
}
inline bool
feq_d(double fs1, double fs2)
{
bool rd = false;
asm volatile("feq.d %0,%1,%2" : "=r" (rd) : "f" (fs1), "f" (fs2));
return rd;
}
inline bool
flt_d(double fs1, double fs2)
{
bool rd = false;
asm volatile("flt.d %0,%1,%2" : "=r" (rd) : "f" (fs1), "f" (fs2));
return rd;
}
inline bool
fle_d(double fs1, double fs2)
{
bool rd = false;
asm volatile("fle.d %0,%1,%2" : "=r" (rd) : "f" (fs1), "f" (fs2));
return rd;
}
inline uint64_t
fclass_d(double fs1)
{
uint64_t rd = -1;
asm volatile("fclass.d %0,%1" : "=r" (rd) : "f" (fs1));
return rd;
}
inline int64_t
fcvt_w_d(double fs1)
{
int64_t rd = 0;
asm volatile("fcvt.w.d %0,%1" : "=r" (rd) : "f" (fs1));
return rd;
}
inline uint64_t
fcvt_wu_d(double fs1)
{
uint64_t rd = 0;
asm volatile("fcvt.wu.d %0,%1" : "=r" (rd) : "f" (fs1));
return rd;
}
inline float
fcvt_d_w(int64_t rs1)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fcvt.d.w %0,%1" : "=f" (fd) : "r" (rs1));
return fd;
}
inline double
fcvt_d_wu(uint64_t rs1)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fcvt.d.wu %0,%1" : "=f" (fd) : "r" (rs1));
return fd;
}
inline int64_t
fcvt_l_d(double fs1)
{
int64_t rd = 0;
asm volatile("fcvt.l.d %0,%1" : "=r" (rd) : "f" (fs1));
return rd;
}
inline uint64_t
fcvt_lu_d(double fs1)
{
uint64_t rd = 0;
asm volatile("fcvt.lu.d %0,%1" : "=r" (rd) : "f" (fs1));
return rd;
}
inline uint64_t
fmv_x_d(double fs1)
{
uint64_t rd = 0;
asm volatile("fmv.x.d %0,%1" : "=r" (rd) : "f" (fs1));
return rd;
}
inline double
fcvt_d_l(int64_t rs1)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fcvt.d.l %0,%1" : "=f" (fd) : "r" (rs1));
return fd;
}
inline double
fcvt_d_lu(uint64_t rs1)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fcvt.d.lu %0,%1" : "=f" (fd) : "r" (rs1));
return fd;
}
inline double
fmv_d_x(uint64_t rs1)
{
double fd = std::numeric_limits<double>::signaling_NaN();
asm volatile("fmv.d.x %0,%1" : "=f" (fd) : "r" (rs1));
return fd;
}
} // namespace D
|
