1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
|
/*
* Copyright (c) 2003-2004, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#ifndef _cl_turing_compute_a_h_
#define _cl_turing_compute_a_h_
/* AUTO GENERATED FILE -- DO NOT EDIT */
/* Command: ../../../../class/bin/sw_header.pl turing_compute_a */
#include "nvtypes.h"
#define TURING_COMPUTE_A 0xC5C0
typedef volatile struct turing_compute_a_struct {
NvU32 SetObject;
NvU32 Reserved_0x04[0x3F];
NvU32 NoOperation;
NvU32 SetNotifyA;
NvU32 SetNotifyB;
NvU32 Notify;
NvU32 WaitForIdle;
NvU32 Reserved_0x114[0x7];
NvU32 SetGlobalRenderEnableA;
NvU32 SetGlobalRenderEnableB;
NvU32 SetGlobalRenderEnableC;
NvU32 SendGoIdle;
NvU32 PmTrigger;
NvU32 PmTriggerWfi;
NvU32 FeAtomicSequenceBegin;
NvU32 FeAtomicSequenceEnd;
NvU32 SetInstrumentationMethodHeader;
NvU32 SetInstrumentationMethodData;
NvU32 Reserved_0x158[0xA];
NvU32 LineLengthIn;
NvU32 LineCount;
NvU32 OffsetOutUpper;
NvU32 OffsetOut;
NvU32 PitchOut;
NvU32 SetDstBlockSize;
NvU32 SetDstWidth;
NvU32 SetDstHeight;
NvU32 SetDstDepth;
NvU32 SetDstLayer;
NvU32 SetDstOriginBytesX;
NvU32 SetDstOriginSamplesY;
NvU32 LaunchDma;
NvU32 LoadInlineData;
NvU32 Reserved_0x1B8[0x9];
NvU32 SetI2mSemaphoreA;
NvU32 SetI2mSemaphoreB;
NvU32 SetI2mSemaphoreC;
NvU32 SetSmScgControl;
NvU32 Reserved_0x1EC[0x1];
NvU32 SetI2mSpareNoop00;
NvU32 SetI2mSpareNoop01;
NvU32 SetI2mSpareNoop02;
NvU32 SetI2mSpareNoop03;
NvU32 SetValidSpanOverflowAreaA;
NvU32 SetValidSpanOverflowAreaB;
NvU32 SetValidSpanOverflowAreaC;
NvU32 Reserved_0x20C[0x1];
NvU32 PerfmonTransfer;
NvU32 SetQmdVirtualizationBaseA;
NvU32 SetQmdVirtualizationBaseB;
NvU32 InvalidateShaderCaches;
NvU32 SetReservedSwMethod00;
NvU32 SetReservedSwMethod01;
NvU32 SetReservedSwMethod02;
NvU32 SetReservedSwMethod03;
NvU32 SetReservedSwMethod04;
NvU32 SetReservedSwMethod05;
NvU32 SetReservedSwMethod06;
NvU32 SetReservedSwMethod07;
NvU32 Reserved_0x240[0x1];
NvU32 InvalidateTextureHeaderCacheNoWfi;
NvU32 SetCwdRefCounter;
NvU32 SetReservedSwMethod08;
NvU32 SetReservedSwMethod09;
NvU32 SetReservedSwMethod10;
NvU32 SetReservedSwMethod11;
NvU32 SetReservedSwMethod12;
NvU32 SetReservedSwMethod13;
NvU32 SetReservedSwMethod14;
NvU32 SetReservedSwMethod15;
NvU32 Reserved_0x26C[0x1];
NvU32 SetScgControl;
NvU32 Reserved_0x274[0x3];
NvU32 SetComputeClassVersion;
NvU32 CheckComputeClassVersion;
NvU32 SetQmdVersion;
NvU32 Reserved_0x28C[0x1];
NvU32 CheckQmdVersion;
NvU32 Reserved_0x294[0x1];
NvU32 InvalidateSkedCaches;
NvU32 SetQmdVirtualizationControl;
NvU32 SetShaderSharedMemoryWindowA;
NvU32 SetShaderSharedMemoryWindowB;
NvU32 ScgHysteresisControl;
NvU32 Reserved_0x2AC[0x1];
NvU32 SetCwdSlotCount;
NvU32 SendPcasA;
NvU32 SendPcasB;
NvU32 SendSignalingPcasB;
NvU32 Reserved_0x2C0[0x3];
NvU32 SetSkedCacheControl;
NvU32 Reserved_0x2D0[0x5];
NvU32 SetShaderLocalMemoryNonThrottledA;
NvU32 SetShaderLocalMemoryNonThrottledB;
NvU32 SetShaderLocalMemoryNonThrottledC;
NvU32 Reserved_0x2F0[0x8];
NvU32 SetSpaVersion;
NvU32 Reserved_0x314[0x1];
NvU32 SetInlineQmdAddressA;
NvU32 SetInlineQmdAddressB;
NvU32 LoadInlineQmdData[0x40];
NvU32 Reserved_0x420[0x38];
NvU32 SetFalcon00;
NvU32 SetFalcon01;
NvU32 SetFalcon02;
NvU32 SetFalcon03;
NvU32 SetFalcon04;
NvU32 SetFalcon05;
NvU32 SetFalcon06;
NvU32 SetFalcon07;
NvU32 SetFalcon08;
NvU32 SetFalcon09;
NvU32 SetFalcon10;
NvU32 SetFalcon11;
NvU32 SetFalcon12;
NvU32 SetFalcon13;
NvU32 SetFalcon14;
NvU32 SetFalcon15;
NvU32 SetFalcon16;
NvU32 SetFalcon17;
NvU32 SetFalcon18;
NvU32 SetFalcon19;
NvU32 SetFalcon20;
NvU32 SetFalcon21;
NvU32 SetFalcon22;
NvU32 SetFalcon23;
NvU32 SetFalcon24;
NvU32 SetFalcon25;
NvU32 SetFalcon26;
NvU32 SetFalcon27;
NvU32 SetFalcon28;
NvU32 SetFalcon29;
NvU32 SetFalcon30;
NvU32 SetFalcon31;
NvU32 Reserved_0x580[0x84];
NvU32 SetShaderLocalMemoryA;
NvU32 SetShaderLocalMemoryB;
NvU32 Reserved_0x798[0x6];
NvU32 SetShaderLocalMemoryWindowA;
NvU32 SetShaderLocalMemoryWindowB;
NvU32 Reserved_0x7B8[0x177];
NvU32 SetShaderCacheControl;
NvU32 Reserved_0xD98[0x2];
NvU32 SetScgComputeSchedulingParameters[0x10];
NvU32 Reserved_0xDE0[0x1];
NvU32 SetSmTimeoutInterval;
NvU32 Reserved_0xDE8[0x128];
NvU32 InvalidateTextureDataCacheNoWfi;
NvU32 Reserved_0x128C[0x7];
NvU32 ActivatePerfSettingsForComputeContext;
NvU32 Reserved_0x12AC[0x21];
NvU32 InvalidateSamplerCache;
NvU32 InvalidateTextureHeaderCache;
NvU32 InvalidateTextureDataCache;
NvU32 Reserved_0x133C[0x3A];
NvU32 InvalidateSamplerCacheNoWfi;
NvU32 Reserved_0x1428[0x40];
NvU32 SetShaderExceptions;
NvU32 Reserved_0x152C[0x9];
NvU32 SetRenderEnableA;
NvU32 SetRenderEnableB;
NvU32 SetRenderEnableC;
NvU32 SetTexSamplerPoolA;
NvU32 SetTexSamplerPoolB;
NvU32 SetTexSamplerPoolC;
NvU32 Reserved_0x1568[0x3];
NvU32 SetTexHeaderPoolA;
NvU32 SetTexHeaderPoolB;
NvU32 SetTexHeaderPoolC;
NvU32 Reserved_0x1580[0x46];
NvU32 InvalidateShaderCachesNoWfi;
NvU32 Reserved_0x169C[0xAA];
NvU32 SetRenderEnableOverride;
NvU32 Reserved_0x1948[0x37];
NvU32 Reserved_0x1A28[0x1];
NvU32 PipeNop;
NvU32 SetSpare00;
NvU32 SetSpare01;
NvU32 SetSpare02;
NvU32 SetSpare03;
NvU32 Reserved_0x1A40[0x30];
NvU32 SetReportSemaphoreA;
NvU32 SetReportSemaphoreB;
NvU32 SetReportSemaphoreC;
NvU32 SetReportSemaphoreD;
NvU32 Reserved_0x1B10[0x2BA];
NvU32 SetTrapHandlerA;
NvU32 SetTrapHandlerB;
NvU32 Reserved_0x2600[0x2];
NvU32 SetBindlessTexture;
NvU32 Reserved_0x260C[0x33A];
NvU32 SetShaderPerformanceSnapshotCounterValue[0x8];
NvU32 SetShaderPerformanceSnapshotCounterValueUpper[0x8];
NvU32 EnableShaderPerformanceSnapshotCounter;
NvU32 DisableShaderPerformanceSnapshotCounter;
NvU32 SetShaderPerformanceCounterValueUpper[0x8];
NvU32 SetShaderPerformanceCounterValue[0x8];
NvU32 SetShaderPerformanceCounterEvent[0x8];
NvU32 SetShaderPerformanceCounterControlA[0x8];
NvU32 SetShaderPerformanceCounterControlB[0x8];
NvU32 SetShaderPerformanceCounterTrapControl;
NvU32 StartShaderPerformanceCounter;
NvU32 StopShaderPerformanceCounter;
NvU32 SetShaderPerformanceCounterSctlFilter;
NvU32 SetShaderPerformanceCounterCoreMioFilter;
NvU32 Reserved_0x33F0[0x4];
NvU32 SetMmeShadowScratch[0x8];
} turing_compute_a_t;
#define NVC5C0_SET_OBJECT 0x0000
#define NVC5C0_SET_OBJECT_CLASS_ID 15:0
#define NVC5C0_SET_OBJECT_ENGINE_ID 20:16
#define NVC5C0_NO_OPERATION 0x0100
#define NVC5C0_NO_OPERATION_V 31:0
#define NVC5C0_SET_NOTIFY_A 0x0104
#define NVC5C0_SET_NOTIFY_A_ADDRESS_UPPER 7:0
#define NVC5C0_SET_NOTIFY_B 0x0108
#define NVC5C0_SET_NOTIFY_B_ADDRESS_LOWER 31:0
#define NVC5C0_NOTIFY 0x010c
#define NVC5C0_NOTIFY_TYPE 31:0
#define NVC5C0_NOTIFY_TYPE_WRITE_ONLY 0x00000000
#define NVC5C0_NOTIFY_TYPE_WRITE_THEN_AWAKEN 0x00000001
#define NVC5C0_WAIT_FOR_IDLE 0x0110
#define NVC5C0_WAIT_FOR_IDLE_V 31:0
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_A 0x0130
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_A_OFFSET_UPPER 7:0
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_B 0x0134
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_B_OFFSET_LOWER 31:0
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_C 0x0138
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_C_MODE 2:0
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_C_MODE_FALSE 0x00000000
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_C_MODE_TRUE 0x00000001
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_C_MODE_CONDITIONAL 0x00000002
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_C_MODE_RENDER_IF_EQUAL 0x00000003
#define NVC5C0_SET_GLOBAL_RENDER_ENABLE_C_MODE_RENDER_IF_NOT_EQUAL 0x00000004
#define NVC5C0_SEND_GO_IDLE 0x013c
#define NVC5C0_SEND_GO_IDLE_V 31:0
#define NVC5C0_PM_TRIGGER 0x0140
#define NVC5C0_PM_TRIGGER_V 31:0
#define NVC5C0_PM_TRIGGER_WFI 0x0144
#define NVC5C0_PM_TRIGGER_WFI_V 31:0
#define NVC5C0_FE_ATOMIC_SEQUENCE_BEGIN 0x0148
#define NVC5C0_FE_ATOMIC_SEQUENCE_BEGIN_V 31:0
#define NVC5C0_FE_ATOMIC_SEQUENCE_END 0x014c
#define NVC5C0_FE_ATOMIC_SEQUENCE_END_V 31:0
#define NVC5C0_SET_INSTRUMENTATION_METHOD_HEADER 0x0150
#define NVC5C0_SET_INSTRUMENTATION_METHOD_HEADER_V 31:0
#define NVC5C0_SET_INSTRUMENTATION_METHOD_DATA 0x0154
#define NVC5C0_SET_INSTRUMENTATION_METHOD_DATA_V 31:0
#define NVC5C0_LINE_LENGTH_IN 0x0180
#define NVC5C0_LINE_LENGTH_IN_VALUE 31:0
#define NVC5C0_LINE_COUNT 0x0184
#define NVC5C0_LINE_COUNT_VALUE 31:0
#define NVC5C0_OFFSET_OUT_UPPER 0x0188
#define NVC5C0_OFFSET_OUT_UPPER_VALUE 16:0
#define NVC5C0_OFFSET_OUT 0x018c
#define NVC5C0_OFFSET_OUT_VALUE 31:0
#define NVC5C0_PITCH_OUT 0x0190
#define NVC5C0_PITCH_OUT_VALUE 31:0
#define NVC5C0_SET_DST_BLOCK_SIZE 0x0194
#define NVC5C0_SET_DST_BLOCK_SIZE_WIDTH 3:0
#define NVC5C0_SET_DST_BLOCK_SIZE_WIDTH_ONE_GOB 0x00000000
#define NVC5C0_SET_DST_BLOCK_SIZE_HEIGHT 7:4
#define NVC5C0_SET_DST_BLOCK_SIZE_HEIGHT_ONE_GOB 0x00000000
#define NVC5C0_SET_DST_BLOCK_SIZE_HEIGHT_TWO_GOBS 0x00000001
#define NVC5C0_SET_DST_BLOCK_SIZE_HEIGHT_FOUR_GOBS 0x00000002
#define NVC5C0_SET_DST_BLOCK_SIZE_HEIGHT_EIGHT_GOBS 0x00000003
#define NVC5C0_SET_DST_BLOCK_SIZE_HEIGHT_SIXTEEN_GOBS 0x00000004
#define NVC5C0_SET_DST_BLOCK_SIZE_HEIGHT_THIRTYTWO_GOBS 0x00000005
#define NVC5C0_SET_DST_BLOCK_SIZE_DEPTH 11:8
#define NVC5C0_SET_DST_BLOCK_SIZE_DEPTH_ONE_GOB 0x00000000
#define NVC5C0_SET_DST_BLOCK_SIZE_DEPTH_TWO_GOBS 0x00000001
#define NVC5C0_SET_DST_BLOCK_SIZE_DEPTH_FOUR_GOBS 0x00000002
#define NVC5C0_SET_DST_BLOCK_SIZE_DEPTH_EIGHT_GOBS 0x00000003
#define NVC5C0_SET_DST_BLOCK_SIZE_DEPTH_SIXTEEN_GOBS 0x00000004
#define NVC5C0_SET_DST_BLOCK_SIZE_DEPTH_THIRTYTWO_GOBS 0x00000005
#define NVC5C0_SET_DST_WIDTH 0x0198
#define NVC5C0_SET_DST_WIDTH_V 31:0
#define NVC5C0_SET_DST_HEIGHT 0x019c
#define NVC5C0_SET_DST_HEIGHT_V 31:0
#define NVC5C0_SET_DST_DEPTH 0x01a0
#define NVC5C0_SET_DST_DEPTH_V 31:0
#define NVC5C0_SET_DST_LAYER 0x01a4
#define NVC5C0_SET_DST_LAYER_V 31:0
#define NVC5C0_SET_DST_ORIGIN_BYTES_X 0x01a8
#define NVC5C0_SET_DST_ORIGIN_BYTES_X_V 20:0
#define NVC5C0_SET_DST_ORIGIN_SAMPLES_Y 0x01ac
#define NVC5C0_SET_DST_ORIGIN_SAMPLES_Y_V 16:0
#define NVC5C0_LAUNCH_DMA 0x01b0
#define NVC5C0_LAUNCH_DMA_DST_MEMORY_LAYOUT 0:0
#define NVC5C0_LAUNCH_DMA_DST_MEMORY_LAYOUT_BLOCKLINEAR 0x00000000
#define NVC5C0_LAUNCH_DMA_DST_MEMORY_LAYOUT_PITCH 0x00000001
#define NVC5C0_LAUNCH_DMA_COMPLETION_TYPE 5:4
#define NVC5C0_LAUNCH_DMA_COMPLETION_TYPE_FLUSH_DISABLE 0x00000000
#define NVC5C0_LAUNCH_DMA_COMPLETION_TYPE_FLUSH_ONLY 0x00000001
#define NVC5C0_LAUNCH_DMA_COMPLETION_TYPE_RELEASE_SEMAPHORE 0x00000002
#define NVC5C0_LAUNCH_DMA_INTERRUPT_TYPE 9:8
#define NVC5C0_LAUNCH_DMA_INTERRUPT_TYPE_NONE 0x00000000
#define NVC5C0_LAUNCH_DMA_INTERRUPT_TYPE_INTERRUPT 0x00000001
#define NVC5C0_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE 12:12
#define NVC5C0_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE_FOUR_WORDS 0x00000000
#define NVC5C0_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE_ONE_WORD 0x00000001
#define NVC5C0_LAUNCH_DMA_REDUCTION_ENABLE 1:1
#define NVC5C0_LAUNCH_DMA_REDUCTION_ENABLE_FALSE 0x00000000
#define NVC5C0_LAUNCH_DMA_REDUCTION_ENABLE_TRUE 0x00000001
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP 15:13
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_ADD 0x00000000
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_MIN 0x00000001
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_MAX 0x00000002
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_INC 0x00000003
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_DEC 0x00000004
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_AND 0x00000005
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_OR 0x00000006
#define NVC5C0_LAUNCH_DMA_REDUCTION_OP_RED_XOR 0x00000007
#define NVC5C0_LAUNCH_DMA_REDUCTION_FORMAT 3:2
#define NVC5C0_LAUNCH_DMA_REDUCTION_FORMAT_UNSIGNED_32 0x00000000
#define NVC5C0_LAUNCH_DMA_REDUCTION_FORMAT_SIGNED_32 0x00000001
#define NVC5C0_LAUNCH_DMA_SYSMEMBAR_DISABLE 6:6
#define NVC5C0_LAUNCH_DMA_SYSMEMBAR_DISABLE_FALSE 0x00000000
#define NVC5C0_LAUNCH_DMA_SYSMEMBAR_DISABLE_TRUE 0x00000001
#define NVC5C0_LOAD_INLINE_DATA 0x01b4
#define NVC5C0_LOAD_INLINE_DATA_V 31:0
#define NVC5C0_SET_I2M_SEMAPHORE_A 0x01dc
#define NVC5C0_SET_I2M_SEMAPHORE_A_OFFSET_UPPER 7:0
#define NVC5C0_SET_I2M_SEMAPHORE_B 0x01e0
#define NVC5C0_SET_I2M_SEMAPHORE_B_OFFSET_LOWER 31:0
#define NVC5C0_SET_I2M_SEMAPHORE_C 0x01e4
#define NVC5C0_SET_I2M_SEMAPHORE_C_PAYLOAD 31:0
#define NVC5C0_SET_SM_SCG_CONTROL 0x01e8
#define NVC5C0_SET_SM_SCG_CONTROL_COMPUTE_IN_GRAPHICS 0:0
#define NVC5C0_SET_SM_SCG_CONTROL_COMPUTE_IN_GRAPHICS_FALSE 0x00000000
#define NVC5C0_SET_SM_SCG_CONTROL_COMPUTE_IN_GRAPHICS_TRUE 0x00000001
#define NVC5C0_SET_I2M_SPARE_NOOP00 0x01f0
#define NVC5C0_SET_I2M_SPARE_NOOP00_V 31:0
#define NVC5C0_SET_I2M_SPARE_NOOP01 0x01f4
#define NVC5C0_SET_I2M_SPARE_NOOP01_V 31:0
#define NVC5C0_SET_I2M_SPARE_NOOP02 0x01f8
#define NVC5C0_SET_I2M_SPARE_NOOP02_V 31:0
#define NVC5C0_SET_I2M_SPARE_NOOP03 0x01fc
#define NVC5C0_SET_I2M_SPARE_NOOP03_V 31:0
#define NVC5C0_SET_VALID_SPAN_OVERFLOW_AREA_A 0x0200
#define NVC5C0_SET_VALID_SPAN_OVERFLOW_AREA_A_ADDRESS_UPPER 7:0
#define NVC5C0_SET_VALID_SPAN_OVERFLOW_AREA_B 0x0204
#define NVC5C0_SET_VALID_SPAN_OVERFLOW_AREA_B_ADDRESS_LOWER 31:0
#define NVC5C0_SET_VALID_SPAN_OVERFLOW_AREA_C 0x0208
#define NVC5C0_SET_VALID_SPAN_OVERFLOW_AREA_C_SIZE 31:0
#define NVC5C0_PERFMON_TRANSFER 0x0210
#define NVC5C0_PERFMON_TRANSFER_V 31:0
#define NVC5C0_SET_QMD_VIRTUALIZATION_BASE_A 0x0214
#define NVC5C0_SET_QMD_VIRTUALIZATION_BASE_A_ADDRESS_UPPER 7:0
#define NVC5C0_SET_QMD_VIRTUALIZATION_BASE_B 0x0218
#define NVC5C0_SET_QMD_VIRTUALIZATION_BASE_B_ADDRESS_LOWER 31:0
#define NVC5C0_INVALIDATE_SHADER_CACHES 0x021c
#define NVC5C0_INVALIDATE_SHADER_CACHES_INSTRUCTION 0:0
#define NVC5C0_INVALIDATE_SHADER_CACHES_INSTRUCTION_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_INSTRUCTION_TRUE 0x00000001
#define NVC5C0_INVALIDATE_SHADER_CACHES_DATA 4:4
#define NVC5C0_INVALIDATE_SHADER_CACHES_DATA_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_DATA_TRUE 0x00000001
#define NVC5C0_INVALIDATE_SHADER_CACHES_CONSTANT 12:12
#define NVC5C0_INVALIDATE_SHADER_CACHES_CONSTANT_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_CONSTANT_TRUE 0x00000001
#define NVC5C0_INVALIDATE_SHADER_CACHES_LOCKS 1:1
#define NVC5C0_INVALIDATE_SHADER_CACHES_LOCKS_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_LOCKS_TRUE 0x00000001
#define NVC5C0_INVALIDATE_SHADER_CACHES_FLUSH_DATA 2:2
#define NVC5C0_INVALIDATE_SHADER_CACHES_FLUSH_DATA_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_FLUSH_DATA_TRUE 0x00000001
#define NVC5C0_SET_RESERVED_SW_METHOD00 0x0220
#define NVC5C0_SET_RESERVED_SW_METHOD00_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD01 0x0224
#define NVC5C0_SET_RESERVED_SW_METHOD01_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD02 0x0228
#define NVC5C0_SET_RESERVED_SW_METHOD02_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD03 0x022c
#define NVC5C0_SET_RESERVED_SW_METHOD03_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD04 0x0230
#define NVC5C0_SET_RESERVED_SW_METHOD04_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD05 0x0234
#define NVC5C0_SET_RESERVED_SW_METHOD05_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD06 0x0238
#define NVC5C0_SET_RESERVED_SW_METHOD06_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD07 0x023c
#define NVC5C0_SET_RESERVED_SW_METHOD07_V 31:0
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI 0x0244
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_LINES 0:0
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_LINES_ALL 0x00000000
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_LINES_ONE 0x00000001
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_TAG 25:4
#define NVC5C0_SET_CWD_REF_COUNTER 0x0248
#define NVC5C0_SET_CWD_REF_COUNTER_SELECT 5:0
#define NVC5C0_SET_CWD_REF_COUNTER_VALUE 23:8
#define NVC5C0_SET_RESERVED_SW_METHOD08 0x024c
#define NVC5C0_SET_RESERVED_SW_METHOD08_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD09 0x0250
#define NVC5C0_SET_RESERVED_SW_METHOD09_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD10 0x0254
#define NVC5C0_SET_RESERVED_SW_METHOD10_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD11 0x0258
#define NVC5C0_SET_RESERVED_SW_METHOD11_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD12 0x025c
#define NVC5C0_SET_RESERVED_SW_METHOD12_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD13 0x0260
#define NVC5C0_SET_RESERVED_SW_METHOD13_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD14 0x0264
#define NVC5C0_SET_RESERVED_SW_METHOD14_V 31:0
#define NVC5C0_SET_RESERVED_SW_METHOD15 0x0268
#define NVC5C0_SET_RESERVED_SW_METHOD15_V 31:0
#define NVC5C0_SET_SCG_CONTROL 0x0270
#define NVC5C0_SET_SCG_CONTROL_COMPUTE1_MAX_SM_COUNT 8:0
#define NVC5C0_SET_SCG_CONTROL_COMPUTE1_MIN_SM_COUNT 20:12
#define NVC5C0_SET_SCG_CONTROL_DISABLE_COMPUTE1_LIMIT_IN_ALL_COMPUTE 24:24
#define NVC5C0_SET_SCG_CONTROL_DISABLE_COMPUTE1_LIMIT_IN_ALL_COMPUTE_FALSE 0x00000000
#define NVC5C0_SET_SCG_CONTROL_DISABLE_COMPUTE1_LIMIT_IN_ALL_COMPUTE_TRUE 0x00000001
#define NVC5C0_SET_COMPUTE_CLASS_VERSION 0x0280
#define NVC5C0_SET_COMPUTE_CLASS_VERSION_CURRENT 15:0
#define NVC5C0_SET_COMPUTE_CLASS_VERSION_OLDEST_SUPPORTED 31:16
#define NVC5C0_CHECK_COMPUTE_CLASS_VERSION 0x0284
#define NVC5C0_CHECK_COMPUTE_CLASS_VERSION_CURRENT 15:0
#define NVC5C0_CHECK_COMPUTE_CLASS_VERSION_OLDEST_SUPPORTED 31:16
#define NVC5C0_SET_QMD_VERSION 0x0288
#define NVC5C0_SET_QMD_VERSION_CURRENT 15:0
#define NVC5C0_SET_QMD_VERSION_OLDEST_SUPPORTED 31:16
#define NVC5C0_CHECK_QMD_VERSION 0x0290
#define NVC5C0_CHECK_QMD_VERSION_CURRENT 15:0
#define NVC5C0_CHECK_QMD_VERSION_OLDEST_SUPPORTED 31:16
#define NVC5C0_INVALIDATE_SKED_CACHES 0x0298
#define NVC5C0_INVALIDATE_SKED_CACHES_V 0:0
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL 0x029c
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_CONSTANT_BUFFER_MASK 7:0
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_I2M_ADDR_ENABLE 8:8
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_I2M_ADDR_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_I2M_ADDR_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_I2M_CONSTANT_BUFFER_ENABLE 12:12
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_I2M_CONSTANT_BUFFER_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_I2M_CONSTANT_BUFFER_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_IQ2M_ADDR_ENABLE 16:16
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_IQ2M_ADDR_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_IQ2M_ADDR_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_IQ2M_CONSTANT_BUFFER_ENABLE 20:20
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_IQ2M_CONSTANT_BUFFER_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_IQ2M_CONSTANT_BUFFER_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_SEND_PCAS_ENABLE 24:24
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_SEND_PCAS_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_QMD_VIRTUALIZATION_CONTROL_SEND_PCAS_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_SHADER_SHARED_MEMORY_WINDOW_A 0x02a0
#define NVC5C0_SET_SHADER_SHARED_MEMORY_WINDOW_A_BASE_ADDRESS_UPPER 16:0
#define NVC5C0_SET_SHADER_SHARED_MEMORY_WINDOW_B 0x02a4
#define NVC5C0_SET_SHADER_SHARED_MEMORY_WINDOW_B_BASE_ADDRESS 31:0
#define NVC5C0_SCG_HYSTERESIS_CONTROL 0x02a8
#define NVC5C0_SCG_HYSTERESIS_CONTROL_USE_TIMEOUT_ONCE 0:0
#define NVC5C0_SCG_HYSTERESIS_CONTROL_USE_TIMEOUT_ONCE_FALSE 0x00000000
#define NVC5C0_SCG_HYSTERESIS_CONTROL_USE_TIMEOUT_ONCE_TRUE 0x00000001
#define NVC5C0_SCG_HYSTERESIS_CONTROL_USE_NULL_TIMEOUT_ONCE 1:1
#define NVC5C0_SCG_HYSTERESIS_CONTROL_USE_NULL_TIMEOUT_ONCE_FALSE 0x00000000
#define NVC5C0_SCG_HYSTERESIS_CONTROL_USE_NULL_TIMEOUT_ONCE_TRUE 0x00000001
#define NVC5C0_SET_CWD_SLOT_COUNT 0x02b0
#define NVC5C0_SET_CWD_SLOT_COUNT_V 7:0
#define NVC5C0_SEND_PCAS_A 0x02b4
#define NVC5C0_SEND_PCAS_A_QMD_ADDRESS_SHIFTED8 31:0
#define NVC5C0_SEND_PCAS_B 0x02b8
#define NVC5C0_SEND_PCAS_B_FROM 23:0
#define NVC5C0_SEND_PCAS_B_DELTA 31:24
#define NVC5C0_SEND_SIGNALING_PCAS_B 0x02bc
#define NVC5C0_SEND_SIGNALING_PCAS_B_INVALIDATE 0:0
#define NVC5C0_SEND_SIGNALING_PCAS_B_INVALIDATE_FALSE 0x00000000
#define NVC5C0_SEND_SIGNALING_PCAS_B_INVALIDATE_TRUE 0x00000001
#define NVC5C0_SEND_SIGNALING_PCAS_B_SCHEDULE 1:1
#define NVC5C0_SEND_SIGNALING_PCAS_B_SCHEDULE_FALSE 0x00000000
#define NVC5C0_SEND_SIGNALING_PCAS_B_SCHEDULE_TRUE 0x00000001
#define NVC5C0_SET_SKED_CACHE_CONTROL 0x02cc
#define NVC5C0_SET_SKED_CACHE_CONTROL_IGNORE_VEID 0:0
#define NVC5C0_SET_SKED_CACHE_CONTROL_IGNORE_VEID_FALSE 0x00000000
#define NVC5C0_SET_SKED_CACHE_CONTROL_IGNORE_VEID_TRUE 0x00000001
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_NON_THROTTLED_A 0x02e4
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_NON_THROTTLED_A_SIZE_UPPER 7:0
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_NON_THROTTLED_B 0x02e8
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_NON_THROTTLED_B_SIZE_LOWER 31:0
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_NON_THROTTLED_C 0x02ec
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_NON_THROTTLED_C_MAX_SM_COUNT 8:0
#define NVC5C0_SET_SPA_VERSION 0x0310
#define NVC5C0_SET_SPA_VERSION_MINOR 7:0
#define NVC5C0_SET_SPA_VERSION_MAJOR 15:8
#define NVC5C0_SET_INLINE_QMD_ADDRESS_A 0x0318
#define NVC5C0_SET_INLINE_QMD_ADDRESS_A_QMD_ADDRESS_SHIFTED8_UPPER 31:0
#define NVC5C0_SET_INLINE_QMD_ADDRESS_B 0x031c
#define NVC5C0_SET_INLINE_QMD_ADDRESS_B_QMD_ADDRESS_SHIFTED8_LOWER 31:0
#define NVC5C0_LOAD_INLINE_QMD_DATA(i) (0x0320+(i)*4)
#define NVC5C0_LOAD_INLINE_QMD_DATA_V 31:0
#define NVC5C0_SET_FALCON00 0x0500
#define NVC5C0_SET_FALCON00_V 31:0
#define NVC5C0_SET_FALCON01 0x0504
#define NVC5C0_SET_FALCON01_V 31:0
#define NVC5C0_SET_FALCON02 0x0508
#define NVC5C0_SET_FALCON02_V 31:0
#define NVC5C0_SET_FALCON03 0x050c
#define NVC5C0_SET_FALCON03_V 31:0
#define NVC5C0_SET_FALCON04 0x0510
#define NVC5C0_SET_FALCON04_V 31:0
#define NVC5C0_SET_FALCON05 0x0514
#define NVC5C0_SET_FALCON05_V 31:0
#define NVC5C0_SET_FALCON06 0x0518
#define NVC5C0_SET_FALCON06_V 31:0
#define NVC5C0_SET_FALCON07 0x051c
#define NVC5C0_SET_FALCON07_V 31:0
#define NVC5C0_SET_FALCON08 0x0520
#define NVC5C0_SET_FALCON08_V 31:0
#define NVC5C0_SET_FALCON09 0x0524
#define NVC5C0_SET_FALCON09_V 31:0
#define NVC5C0_SET_FALCON10 0x0528
#define NVC5C0_SET_FALCON10_V 31:0
#define NVC5C0_SET_FALCON11 0x052c
#define NVC5C0_SET_FALCON11_V 31:0
#define NVC5C0_SET_FALCON12 0x0530
#define NVC5C0_SET_FALCON12_V 31:0
#define NVC5C0_SET_FALCON13 0x0534
#define NVC5C0_SET_FALCON13_V 31:0
#define NVC5C0_SET_FALCON14 0x0538
#define NVC5C0_SET_FALCON14_V 31:0
#define NVC5C0_SET_FALCON15 0x053c
#define NVC5C0_SET_FALCON15_V 31:0
#define NVC5C0_SET_FALCON16 0x0540
#define NVC5C0_SET_FALCON16_V 31:0
#define NVC5C0_SET_FALCON17 0x0544
#define NVC5C0_SET_FALCON17_V 31:0
#define NVC5C0_SET_FALCON18 0x0548
#define NVC5C0_SET_FALCON18_V 31:0
#define NVC5C0_SET_FALCON19 0x054c
#define NVC5C0_SET_FALCON19_V 31:0
#define NVC5C0_SET_FALCON20 0x0550
#define NVC5C0_SET_FALCON20_V 31:0
#define NVC5C0_SET_FALCON21 0x0554
#define NVC5C0_SET_FALCON21_V 31:0
#define NVC5C0_SET_FALCON22 0x0558
#define NVC5C0_SET_FALCON22_V 31:0
#define NVC5C0_SET_FALCON23 0x055c
#define NVC5C0_SET_FALCON23_V 31:0
#define NVC5C0_SET_FALCON24 0x0560
#define NVC5C0_SET_FALCON24_V 31:0
#define NVC5C0_SET_FALCON25 0x0564
#define NVC5C0_SET_FALCON25_V 31:0
#define NVC5C0_SET_FALCON26 0x0568
#define NVC5C0_SET_FALCON26_V 31:0
#define NVC5C0_SET_FALCON27 0x056c
#define NVC5C0_SET_FALCON27_V 31:0
#define NVC5C0_SET_FALCON28 0x0570
#define NVC5C0_SET_FALCON28_V 31:0
#define NVC5C0_SET_FALCON29 0x0574
#define NVC5C0_SET_FALCON29_V 31:0
#define NVC5C0_SET_FALCON30 0x0578
#define NVC5C0_SET_FALCON30_V 31:0
#define NVC5C0_SET_FALCON31 0x057c
#define NVC5C0_SET_FALCON31_V 31:0
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_A 0x0790
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_A_ADDRESS_UPPER 16:0
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_B 0x0794
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_B_ADDRESS_LOWER 31:0
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_WINDOW_A 0x07b0
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_WINDOW_A_BASE_ADDRESS_UPPER 16:0
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_WINDOW_B 0x07b4
#define NVC5C0_SET_SHADER_LOCAL_MEMORY_WINDOW_B_BASE_ADDRESS 31:0
#define NVC5C0_SET_SHADER_CACHE_CONTROL 0x0d94
#define NVC5C0_SET_SHADER_CACHE_CONTROL_ICACHE_PREFETCH_ENABLE 0:0
#define NVC5C0_SET_SHADER_CACHE_CONTROL_ICACHE_PREFETCH_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_SHADER_CACHE_CONTROL_ICACHE_PREFETCH_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_SCG_COMPUTE_SCHEDULING_PARAMETERS(i) (0x0da0+(i)*4)
#define NVC5C0_SET_SCG_COMPUTE_SCHEDULING_PARAMETERS_V 31:0
#define NVC5C0_SET_SM_TIMEOUT_INTERVAL 0x0de4
#define NVC5C0_SET_SM_TIMEOUT_INTERVAL_COUNTER_BIT 5:0
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI 0x1288
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_LINES 0:0
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_LINES_ALL 0x00000000
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_LINES_ONE 0x00000001
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_TAG 25:4
#define NVC5C0_ACTIVATE_PERF_SETTINGS_FOR_COMPUTE_CONTEXT 0x12a8
#define NVC5C0_ACTIVATE_PERF_SETTINGS_FOR_COMPUTE_CONTEXT_ALL 0:0
#define NVC5C0_ACTIVATE_PERF_SETTINGS_FOR_COMPUTE_CONTEXT_ALL_FALSE 0x00000000
#define NVC5C0_ACTIVATE_PERF_SETTINGS_FOR_COMPUTE_CONTEXT_ALL_TRUE 0x00000001
#define NVC5C0_INVALIDATE_SAMPLER_CACHE 0x1330
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_LINES 0:0
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_LINES_ALL 0x00000000
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_LINES_ONE 0x00000001
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_TAG 25:4
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE 0x1334
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_LINES 0:0
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_LINES_ALL 0x00000000
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_LINES_ONE 0x00000001
#define NVC5C0_INVALIDATE_TEXTURE_HEADER_CACHE_TAG 25:4
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE 0x1338
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_LINES 0:0
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_LINES_ALL 0x00000000
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_LINES_ONE 0x00000001
#define NVC5C0_INVALIDATE_TEXTURE_DATA_CACHE_TAG 25:4
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_NO_WFI 0x1424
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_NO_WFI_LINES 0:0
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_NO_WFI_LINES_ALL 0x00000000
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_NO_WFI_LINES_ONE 0x00000001
#define NVC5C0_INVALIDATE_SAMPLER_CACHE_NO_WFI_TAG 25:4
#define NVC5C0_SET_SHADER_EXCEPTIONS 0x1528
#define NVC5C0_SET_SHADER_EXCEPTIONS_ENABLE 0:0
#define NVC5C0_SET_SHADER_EXCEPTIONS_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_SHADER_EXCEPTIONS_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_RENDER_ENABLE_A 0x1550
#define NVC5C0_SET_RENDER_ENABLE_A_OFFSET_UPPER 7:0
#define NVC5C0_SET_RENDER_ENABLE_B 0x1554
#define NVC5C0_SET_RENDER_ENABLE_B_OFFSET_LOWER 31:0
#define NVC5C0_SET_RENDER_ENABLE_C 0x1558
#define NVC5C0_SET_RENDER_ENABLE_C_MODE 2:0
#define NVC5C0_SET_RENDER_ENABLE_C_MODE_FALSE 0x00000000
#define NVC5C0_SET_RENDER_ENABLE_C_MODE_TRUE 0x00000001
#define NVC5C0_SET_RENDER_ENABLE_C_MODE_CONDITIONAL 0x00000002
#define NVC5C0_SET_RENDER_ENABLE_C_MODE_RENDER_IF_EQUAL 0x00000003
#define NVC5C0_SET_RENDER_ENABLE_C_MODE_RENDER_IF_NOT_EQUAL 0x00000004
#define NVC5C0_SET_TEX_SAMPLER_POOL_A 0x155c
#define NVC5C0_SET_TEX_SAMPLER_POOL_A_OFFSET_UPPER 16:0
#define NVC5C0_SET_TEX_SAMPLER_POOL_B 0x1560
#define NVC5C0_SET_TEX_SAMPLER_POOL_B_OFFSET_LOWER 31:0
#define NVC5C0_SET_TEX_SAMPLER_POOL_C 0x1564
#define NVC5C0_SET_TEX_SAMPLER_POOL_C_MAXIMUM_INDEX 19:0
#define NVC5C0_SET_TEX_HEADER_POOL_A 0x1574
#define NVC5C0_SET_TEX_HEADER_POOL_A_OFFSET_UPPER 16:0
#define NVC5C0_SET_TEX_HEADER_POOL_B 0x1578
#define NVC5C0_SET_TEX_HEADER_POOL_B_OFFSET_LOWER 31:0
#define NVC5C0_SET_TEX_HEADER_POOL_C 0x157c
#define NVC5C0_SET_TEX_HEADER_POOL_C_MAXIMUM_INDEX 21:0
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI 0x1698
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_INSTRUCTION 0:0
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_INSTRUCTION_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_INSTRUCTION_TRUE 0x00000001
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_GLOBAL_DATA 4:4
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_GLOBAL_DATA_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_GLOBAL_DATA_TRUE 0x00000001
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_CONSTANT 12:12
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_CONSTANT_FALSE 0x00000000
#define NVC5C0_INVALIDATE_SHADER_CACHES_NO_WFI_CONSTANT_TRUE 0x00000001
#define NVC5C0_SET_RENDER_ENABLE_OVERRIDE 0x1944
#define NVC5C0_SET_RENDER_ENABLE_OVERRIDE_MODE 1:0
#define NVC5C0_SET_RENDER_ENABLE_OVERRIDE_MODE_USE_RENDER_ENABLE 0x00000000
#define NVC5C0_SET_RENDER_ENABLE_OVERRIDE_MODE_ALWAYS_RENDER 0x00000001
#define NVC5C0_SET_RENDER_ENABLE_OVERRIDE_MODE_NEVER_RENDER 0x00000002
#define NVC5C0_PIPE_NOP 0x1a2c
#define NVC5C0_PIPE_NOP_V 31:0
#define NVC5C0_SET_SPARE00 0x1a30
#define NVC5C0_SET_SPARE00_V 31:0
#define NVC5C0_SET_SPARE01 0x1a34
#define NVC5C0_SET_SPARE01_V 31:0
#define NVC5C0_SET_SPARE02 0x1a38
#define NVC5C0_SET_SPARE02_V 31:0
#define NVC5C0_SET_SPARE03 0x1a3c
#define NVC5C0_SET_SPARE03_V 31:0
#define NVC5C0_SET_REPORT_SEMAPHORE_A 0x1b00
#define NVC5C0_SET_REPORT_SEMAPHORE_A_OFFSET_UPPER 7:0
#define NVC5C0_SET_REPORT_SEMAPHORE_B 0x1b04
#define NVC5C0_SET_REPORT_SEMAPHORE_B_OFFSET_LOWER 31:0
#define NVC5C0_SET_REPORT_SEMAPHORE_C 0x1b08
#define NVC5C0_SET_REPORT_SEMAPHORE_C_PAYLOAD 31:0
#define NVC5C0_SET_REPORT_SEMAPHORE_D 0x1b0c
#define NVC5C0_SET_REPORT_SEMAPHORE_D_OPERATION 1:0
#define NVC5C0_SET_REPORT_SEMAPHORE_D_OPERATION_RELEASE 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_OPERATION_TRAP 0x00000003
#define NVC5C0_SET_REPORT_SEMAPHORE_D_AWAKEN_ENABLE 20:20
#define NVC5C0_SET_REPORT_SEMAPHORE_D_AWAKEN_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_AWAKEN_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_REPORT_SEMAPHORE_D_STRUCTURE_SIZE 28:28
#define NVC5C0_SET_REPORT_SEMAPHORE_D_STRUCTURE_SIZE_FOUR_WORDS 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_STRUCTURE_SIZE_ONE_WORD 0x00000001
#define NVC5C0_SET_REPORT_SEMAPHORE_D_FLUSH_DISABLE 2:2
#define NVC5C0_SET_REPORT_SEMAPHORE_D_FLUSH_DISABLE_FALSE 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_FLUSH_DISABLE_TRUE 0x00000001
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_ENABLE 3:3
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_ENABLE_FALSE 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_ENABLE_TRUE 0x00000001
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP 11:9
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_ADD 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_MIN 0x00000001
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_MAX 0x00000002
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_INC 0x00000003
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_DEC 0x00000004
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_AND 0x00000005
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_OR 0x00000006
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_XOR 0x00000007
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_FORMAT 18:17
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_FORMAT_UNSIGNED_32 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_REDUCTION_FORMAT_SIGNED_32 0x00000001
#define NVC5C0_SET_REPORT_SEMAPHORE_D_CONDITIONAL_TRAP 19:19
#define NVC5C0_SET_REPORT_SEMAPHORE_D_CONDITIONAL_TRAP_FALSE 0x00000000
#define NVC5C0_SET_REPORT_SEMAPHORE_D_CONDITIONAL_TRAP_TRUE 0x00000001
#define NVC5C0_SET_TRAP_HANDLER_A 0x25f8
#define NVC5C0_SET_TRAP_HANDLER_A_ADDRESS_UPPER 16:0
#define NVC5C0_SET_TRAP_HANDLER_B 0x25fc
#define NVC5C0_SET_TRAP_HANDLER_B_ADDRESS_LOWER 31:0
#define NVC5C0_SET_BINDLESS_TEXTURE 0x2608
#define NVC5C0_SET_BINDLESS_TEXTURE_CONSTANT_BUFFER_SLOT_SELECT 2:0
#define NVC5C0_SET_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_VALUE(i) (0x32f4+(i)*4)
#define NVC5C0_SET_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_VALUE_V 31:0
#define NVC5C0_SET_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_VALUE_UPPER(i) (0x3314+(i)*4)
#define NVC5C0_SET_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_VALUE_UPPER_V 31:0
#define NVC5C0_ENABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER 0x3334
#define NVC5C0_ENABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_V 0:0
#define NVC5C0_DISABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER 0x3338
#define NVC5C0_DISABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_V 0:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_VALUE_UPPER(i) (0x333c+(i)*4)
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_VALUE_UPPER_V 31:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_VALUE(i) (0x335c+(i)*4)
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_VALUE_V 31:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_EVENT(i) (0x337c+(i)*4)
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_EVENT_EVENT 7:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A(i) (0x339c+(i)*4)
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT0 1:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT0 4:2
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT1 6:5
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT1 9:7
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT2 11:10
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT2 14:12
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT3 16:15
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT3 19:17
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT4 21:20
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT4 24:22
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT5 26:25
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT5 29:27
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_SPARE 31:30
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B(i) (0x33bc+(i)*4)
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_EDGE 0:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_MODE 2:1
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_WINDOWED 3:3
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_FUNC 19:4
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_TRAP_CONTROL 0x33dc
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_TRAP_CONTROL_MASK 7:0
#define NVC5C0_START_SHADER_PERFORMANCE_COUNTER 0x33e0
#define NVC5C0_START_SHADER_PERFORMANCE_COUNTER_COUNTER_MASK 7:0
#define NVC5C0_STOP_SHADER_PERFORMANCE_COUNTER 0x33e4
#define NVC5C0_STOP_SHADER_PERFORMANCE_COUNTER_COUNTER_MASK 7:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_SCTL_FILTER 0x33e8
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_SCTL_FILTER_V 31:0
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CORE_MIO_FILTER 0x33ec
#define NVC5C0_SET_SHADER_PERFORMANCE_COUNTER_CORE_MIO_FILTER_V 31:0
#define NVC5C0_SET_MME_SHADOW_SCRATCH(i) (0x3400+(i)*4)
#define NVC5C0_SET_MME_SHADOW_SCRATCH_V 31:0
#endif /* _cl_turing_compute_a_h_ */
|
