summaryrefslogtreecommitdiff
path: root/classes/display/cl887d.h
blob: fde2a4a3463db20a5efc4a581e219bf154743d0b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
/* 
 * Copyright (c) 1993-2014, NVIDIA CORPORATION. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in 
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */


#ifndef _cl887d_h_
#define _cl887d_h_

#ifdef __cplusplus
extern "C" {
#endif

#define NV887D_CORE_CHANNEL_DMA                                                 (0x0000887D)

#define NV887D_CORE_NOTIFIER_2                                                      0x00000000
#define NV887D_CORE_NOTIFIER_2_SIZEOF                                               0x00000124
#define NV887D_CORE_NOTIFIER_2_COMPLETION_0                                         0x00000000
#define NV887D_CORE_NOTIFIER_2_COMPLETION_0_DONE                                    0:0
#define NV887D_CORE_NOTIFIER_2_COMPLETION_0_DONE_FALSE                              0x00000000
#define NV887D_CORE_NOTIFIER_2_COMPLETION_0_DONE_TRUE                               0x00000001
#define NV887D_CORE_NOTIFIER_2_COMPLETION_0_R0                                      15:1
#define NV887D_CORE_NOTIFIER_2_COMPLETION_0_TIMESTAMP                               29:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1                                       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_DONE                                  0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_DONE_FALSE                            0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_DONE_TRUE                             0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_VM_USABLE4ISO                         1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_VM_USABLE4ISO_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_VM_USABLE4ISO_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_NVM_USABLE4ISO                        2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_NVM_USABLE4ISO_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_NVM_USABLE4ISO_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_R0                                    3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_FOS_FETCH_X4AA                        20:20
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_FOS_FETCH_X4AA_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_FOS_FETCH_X4AA_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_FP16CONVERSION_GAIN_OFS               21:21
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_FP16CONVERSION_GAIN_OFS_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_FP16CONVERSION_GAIN_OFS_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_1_R1                                    31:22
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_2                                       0x00000002
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_2_R2                                    31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_3                                       0x00000003
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_3_R3                                    31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_4                                       0x00000004
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_4_R4                                    31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_5                                       0x00000005
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_5_R5                                    31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_6                                       0x00000006
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_6_R6                                    31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_7                                       0x00000007
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_7_R7                                    31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_8                                       0x00000008
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_8_R8                                    31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9                              0x00000009
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_RGB_USABLE                   0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_RGB_USABLE_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_RGB_USABLE_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_TV_USABLE                    1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_TV_USABLE_FALSE              0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_TV_USABLE_TRUE               0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_SCART_USABLE                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_SCART_USABLE_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_SCART_USABLE_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_9_R0                           31:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_10                             0x0000000A
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC0_10_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11                             0x0000000B
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_RGB_USABLE                  0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_RGB_USABLE_FALSE            0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_RGB_USABLE_TRUE             0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_TV_USABLE                   1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_TV_USABLE_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_TV_USABLE_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_SCART_USABLE                3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_SCART_USABLE_FALSE          0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_SCART_USABLE_TRUE           0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_11_R0                          31:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_12                             0x0000000C
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC1_12_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13                             0x0000000D
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_RGB_USABLE                  0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_RGB_USABLE_FALSE            0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_RGB_USABLE_TRUE             0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_TV_USABLE                   1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_TV_USABLE_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_TV_USABLE_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_SCART_USABLE                3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_SCART_USABLE_FALSE          0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_SCART_USABLE_TRUE           0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_13_R0                          31:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_14                             0x0000000E
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC2_14_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15                             0x0000000F
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_RGB_USABLE                  0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_RGB_USABLE_FALSE            0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_RGB_USABLE_TRUE             0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_TV_USABLE                   1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_TV_USABLE_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_TV_USABLE_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_SCART_USABLE                3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_SCART_USABLE_FALSE          0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_SCART_USABLE_TRUE           0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_15_R0                          31:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_16                             0x00000010
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_DAC3_16_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17                             0x00000011
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_17_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_18                             0x00000012
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR0_18_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19                             0x00000013
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_19_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_20                             0x00000014
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR1_20_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21                             0x00000015
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_21_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_22                             0x00000016
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR2_22_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23                             0x00000017
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_23_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_24                             0x00000018
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR3_24_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25                             0x00000019
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_25_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_26                             0x0000001A
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR4_26_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27                             0x0000001B
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_27_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_28                             0x0000001C
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR5_28_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29                             0x0000001D
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_29_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_30                             0x0000001E
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR6_30_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31                             0x0000001F
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_LVDS18               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_LVDS18_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_LVDS18_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_LVDS24               1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_LVDS24_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_LVDS24_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_LVDS18                 2:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_LVDS18_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_LVDS18_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_LVDS24                 3:3
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_LVDS24_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_LVDS24_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_TMDS_A               4:4
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_TMDS_A_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_TMDS_A_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_TMDS_B               5:5
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_TMDS_B_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_SINGLE_TMDS_B_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_SINGLE_TMDS            6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_SINGLE_TMDS_FALSE      0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_SINGLE_TMDS_TRUE       0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_TMDS                   7:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_TMDS_FALSE             0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DUAL_TMDS_TRUE              0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DDI                         9:9
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DDI_FALSE                   0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DDI_TRUE                    0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DP_A                        10:10
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DP_A_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DP_A_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DP_B                        11:11
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DP_B_FALSE                  0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_DP_B_TRUE                   0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_31_R0                          31:12
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_32                             0x00000020
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_SOR7_32_R1                          31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33                            0x00000021
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TMDS_ENC               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TMDS_ENC_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TMDS_ENC_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TV_ENC                 1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TV_ENC_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TV_ENC_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TMDS10BPC_ALLOWED      6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TMDS10BPC_ALLOWED_FALSE 0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_EXT_TMDS10BPC_ALLOWED_TRUE 0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_33_R0                         31:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_34                            0x00000022
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR0_34_R1                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35                            0x00000023
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TMDS_ENC               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TMDS_ENC_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TMDS_ENC_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TV_ENC                 1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TV_ENC_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TV_ENC_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TMDS10BPC_ALLOWED      6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TMDS10BPC_ALLOWED_FALSE 0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_EXT_TMDS10BPC_ALLOWED_TRUE 0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_35_R0                         31:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_36                            0x00000024
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR1_36_R1                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37                            0x00000025
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TMDS_ENC               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TMDS_ENC_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TMDS_ENC_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TV_ENC                 1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TV_ENC_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TV_ENC_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TMDS10BPC_ALLOWED      6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TMDS10BPC_ALLOWED_FALSE 0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_EXT_TMDS10BPC_ALLOWED_TRUE 0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_37_R0                         31:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_38                            0x00000026
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR2_38_R1                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39                            0x00000027
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TMDS_ENC               0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TMDS_ENC_FALSE         0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TMDS_ENC_TRUE          0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TV_ENC                 1:1
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TV_ENC_FALSE           0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TV_ENC_TRUE            0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TMDS10BPC_ALLOWED      6:6
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TMDS10BPC_ALLOWED_FALSE 0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_EXT_TMDS10BPC_ALLOWED_TRUE 0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_39_R0                         31:7
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_40                            0x00000028
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_PIOR3_40_R1                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_41                            0x00000029
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_41_USABLE                     0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_41_USABLE_FALSE               0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_41_USABLE_TRUE                0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_41_R0                         31:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_42                            0x0000002A
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_42_MAX_PIXELS5TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_42_R1                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_42_MAX_PIXELS5TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_42_R2                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_43                            0x0000002B
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_43_MAX_PIXELS3TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_43_R3                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_43_MAX_PIXELS3TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_43_R4                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_44                            0x0000002C
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_44_MAX_PIXELS2TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_44_R5                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_44_MAX_PIXELS2TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_44_R6                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_45                            0x0000002D
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_45_R7                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_46                            0x0000002E
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_46_R8                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_47                            0x0000002F
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_47_R9                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_48                            0x00000030
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD0_48_R10                        31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_49                            0x00000031
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_49_USABLE                     0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_49_USABLE_FALSE               0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_49_USABLE_TRUE                0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_49_R0                         31:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_50                            0x00000032
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_50_MAX_PIXELS5TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_50_R1                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_50_MAX_PIXELS5TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_50_R2                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_51                            0x00000033
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_51_MAX_PIXELS3TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_51_R3                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_51_MAX_PIXELS3TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_51_R4                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_52                            0x00000034
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_52_MAX_PIXELS2TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_52_R5                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_52_MAX_PIXELS2TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_52_R6                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_53                            0x00000035
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_53_R7                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_54                            0x00000036
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_54_R8                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_55                            0x00000037
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_55_R9                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_56                            0x00000038
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD1_56_R10                        31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_57                            0x00000039
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_57_USABLE                     0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_57_USABLE_FALSE               0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_57_USABLE_TRUE                0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_57_R0                         31:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_58                            0x0000003A
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_58_MAX_PIXELS5TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_58_R1                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_58_MAX_PIXELS5TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_58_R2                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_59                            0x0000003B
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_59_MAX_PIXELS3TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_59_R3                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_59_MAX_PIXELS3TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_59_R4                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_60                            0x0000003C
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_60_MAX_PIXELS2TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_60_R5                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_60_MAX_PIXELS2TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_60_R6                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_61                            0x0000003D
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_61_R7                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_62                            0x0000003E
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_62_R8                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_63                            0x0000003F
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_63_R9                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_64                            0x00000040
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD2_64_R10                        31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_65                            0x00000041
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_65_USABLE                     0:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_65_USABLE_FALSE               0x00000000
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_65_USABLE_TRUE                0x00000001
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_65_R0                         31:2
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_66                            0x00000042
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_66_MAX_PIXELS5TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_66_R1                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_66_MAX_PIXELS5TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_66_R2                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_67                            0x00000043
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_67_MAX_PIXELS3TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_67_R3                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_67_MAX_PIXELS3TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_67_R4                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_68                            0x00000044
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_68_MAX_PIXELS2TAP444          14:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_68_R5                         15:15
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_68_MAX_PIXELS2TAP422          30:16
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_68_R6                         31:31
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_69                            0x00000045
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_69_R7                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_70                            0x00000046
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_70_R8                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_71                            0x00000047
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_71_R9                         31:0
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_72                            0x00000048
#define NV887D_CORE_NOTIFIER_2_CAPABILITIES_CAP_HEAD3_72_R10                        31:0


// dma opcode instructions
#define NV887D_DMA                                                         0x00000000 
#define NV887D_DMA_OPCODE                                                       31:29 
#define NV887D_DMA_OPCODE_METHOD                                           0x00000000 
#define NV887D_DMA_OPCODE_JUMP                                             0x00000001 
#define NV887D_DMA_OPCODE_NONINC_METHOD                                    0x00000002 
#define NV887D_DMA_OPCODE_SET_SUBDEVICE_MASK                               0x00000003 
#define NV887D_DMA_OPCODE                                                       31:29 
#define NV887D_DMA_OPCODE_METHOD                                           0x00000000 
#define NV887D_DMA_OPCODE_NONINC_METHOD                                    0x00000002 
#define NV887D_DMA_METHOD_COUNT                                                 27:18 
#define NV887D_DMA_METHOD_OFFSET                                                 11:2 
#define NV887D_DMA_DATA                                                          31:0 
#define NV887D_DMA_NOP                                                     0x00000000 
#define NV887D_DMA_OPCODE                                                       31:29 
#define NV887D_DMA_OPCODE_JUMP                                             0x00000001 
#define NV887D_DMA_JUMP_OFFSET                                                   11:2 
#define NV887D_DMA_OPCODE                                                       31:29 
#define NV887D_DMA_OPCODE_SET_SUBDEVICE_MASK                               0x00000003 
#define NV887D_DMA_SET_SUBDEVICE_MASK_VALUE                                      11:0 

// class methods
#define NV887D_PUT                                                              (0x00000000)
#define NV887D_PUT_PTR                                                          11:2
#define NV887D_GET                                                              (0x00000004)
#define NV887D_GET_PTR                                                          11:2
#define NV887D_UPDATE                                                           (0x00000080)
#define NV887D_UPDATE_INTERLOCK_WITH_CURSOR0                                    0:0
#define NV887D_UPDATE_INTERLOCK_WITH_CURSOR0_DISABLE                            (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_CURSOR0_ENABLE                             (0x00000001)
#define NV887D_UPDATE_INTERLOCK_WITH_CURSOR1                                    8:8
#define NV887D_UPDATE_INTERLOCK_WITH_CURSOR1_DISABLE                            (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_CURSOR1_ENABLE                             (0x00000001)
#define NV887D_UPDATE_INTERLOCK_WITH_BASE0                                      1:1
#define NV887D_UPDATE_INTERLOCK_WITH_BASE0_DISABLE                              (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_BASE0_ENABLE                               (0x00000001)
#define NV887D_UPDATE_INTERLOCK_WITH_BASE1                                      9:9
#define NV887D_UPDATE_INTERLOCK_WITH_BASE1_DISABLE                              (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_BASE1_ENABLE                               (0x00000001)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY0                                   2:2
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY0_DISABLE                           (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY0_ENABLE                            (0x00000001)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY1                                   10:10
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY1_DISABLE                           (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY1_ENABLE                            (0x00000001)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY_IMM0                               3:3
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY_IMM0_DISABLE                       (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY_IMM0_ENABLE                        (0x00000001)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY_IMM1                               11:11
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY_IMM1_DISABLE                       (0x00000000)
#define NV887D_UPDATE_INTERLOCK_WITH_OVERLAY_IMM1_ENABLE                        (0x00000001)
#define NV887D_UPDATE_NOT_DRIVER_FRIENDLY                                       31:31
#define NV887D_UPDATE_NOT_DRIVER_FRIENDLY_FALSE                                 (0x00000000)
#define NV887D_UPDATE_NOT_DRIVER_FRIENDLY_TRUE                                  (0x00000001)
#define NV887D_UPDATE_NOT_DRIVER_UNFRIENDLY                                     30:30
#define NV887D_UPDATE_NOT_DRIVER_UNFRIENDLY_FALSE                               (0x00000000)
#define NV887D_UPDATE_NOT_DRIVER_UNFRIENDLY_TRUE                                (0x00000001)
#define NV887D_UPDATE_INHIBIT_INTERRUPTS                                        29:29
#define NV887D_UPDATE_INHIBIT_INTERRUPTS_FALSE                                  (0x00000000)
#define NV887D_UPDATE_INHIBIT_INTERRUPTS_TRUE                                   (0x00000001)
#define NV887D_SET_NOTIFIER_CONTROL                                             (0x00000084)
#define NV887D_SET_NOTIFIER_CONTROL_MODE                                        30:30
#define NV887D_SET_NOTIFIER_CONTROL_MODE_WRITE                                  (0x00000000)
#define NV887D_SET_NOTIFIER_CONTROL_MODE_WRITE_AWAKEN                           (0x00000001)
#define NV887D_SET_NOTIFIER_CONTROL_OFFSET                                      11:2
#define NV887D_SET_NOTIFIER_CONTROL_NOTIFY                                      31:31
#define NV887D_SET_NOTIFIER_CONTROL_NOTIFY_DISABLE                              (0x00000000)
#define NV887D_SET_NOTIFIER_CONTROL_NOTIFY_ENABLE                               (0x00000001)
#define NV887D_SET_CONTEXT_DMA_NOTIFIER                                         (0x00000088)
#define NV887D_SET_CONTEXT_DMA_NOTIFIER_HANDLE                                  31:0
#define NV887D_GET_CAPABILITIES                                                 (0x0000008C)
#define NV887D_GET_CAPABILITIES_DUMMY                                           31:0
#define NV887D_SET_SPARE                                                        (0x000003BC)
#define NV887D_SET_SPARE_UNUSED                                                 31:0
#define NV887D_SET_SPARE_NOOP(b)                                                (0x000003C0 + (b)*0x00000004)
#define NV887D_SET_SPARE_NOOP_UNUSED                                            31:0

#define NV887D_DAC_SET_CONTROL(a)                                               (0x00000400 + (a)*0x00000080)
#define NV887D_DAC_SET_CONTROL_OWNER                                            3:0
#define NV887D_DAC_SET_CONTROL_OWNER_NONE                                       (0x00000000)
#define NV887D_DAC_SET_CONTROL_OWNER_HEAD0                                      (0x00000001)
#define NV887D_DAC_SET_CONTROL_OWNER_HEAD1                                      (0x00000002)
#define NV887D_DAC_SET_CONTROL_SUB_OWNER                                        5:4
#define NV887D_DAC_SET_CONTROL_SUB_OWNER_NONE                                   (0x00000000)
#define NV887D_DAC_SET_CONTROL_SUB_OWNER_SUBHEAD0                               (0x00000001)
#define NV887D_DAC_SET_CONTROL_SUB_OWNER_SUBHEAD1                               (0x00000002)
#define NV887D_DAC_SET_CONTROL_SUB_OWNER_BOTH                                   (0x00000003)
#define NV887D_DAC_SET_CONTROL_PROTOCOL                                         13:8
#define NV887D_DAC_SET_CONTROL_PROTOCOL_RGB_CRT                                 (0x00000000)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_CPST_NTSC_M                             (0x00000001)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_CPST_NTSC_J                             (0x00000002)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_CPST_PAL_BDGHI                          (0x00000003)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_CPST_PAL_M                              (0x00000004)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_CPST_PAL_N                              (0x00000005)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_CPST_PAL_CN                             (0x00000006)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_NTSC_M                             (0x00000007)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_NTSC_J                             (0x00000008)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_PAL_BDGHI                          (0x00000009)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_PAL_M                              (0x0000000A)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_PAL_N                              (0x0000000B)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_PAL_CN                             (0x0000000C)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_480P_60                            (0x0000000D)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_576P_50                            (0x0000000E)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_720P_50                            (0x0000000F)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_720P_60                            (0x00000010)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_1080I_50                           (0x00000011)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_COMP_1080I_60                           (0x00000012)
#define NV887D_DAC_SET_CONTROL_PROTOCOL_CUSTOM                                  (0x0000003F)
#define NV887D_DAC_SET_CONTROL_INVALIDATE_FIRST_FIELD                           14:14
#define NV887D_DAC_SET_CONTROL_INVALIDATE_FIRST_FIELD_FALSE                     (0x00000000)
#define NV887D_DAC_SET_CONTROL_INVALIDATE_FIRST_FIELD_TRUE                      (0x00000001)
#define NV887D_DAC_SET_POLARITY(a)                                              (0x00000404 + (a)*0x00000080)
#define NV887D_DAC_SET_POLARITY_HSYNC                                           0:0
#define NV887D_DAC_SET_POLARITY_HSYNC_POSITIVE_TRUE                             (0x00000000)
#define NV887D_DAC_SET_POLARITY_HSYNC_NEGATIVE_TRUE                             (0x00000001)
#define NV887D_DAC_SET_POLARITY_VSYNC                                           1:1
#define NV887D_DAC_SET_POLARITY_VSYNC_POSITIVE_TRUE                             (0x00000000)
#define NV887D_DAC_SET_POLARITY_VSYNC_NEGATIVE_TRUE                             (0x00000001)
#define NV887D_DAC_SET_POLARITY_RESERVED                                        31:2
#define NV887D_DAC_SET_ENCODE_QUALITY(a)                                        (0x00000420 + (a)*0x00000080)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_FILTER_BANDPASS                     7:7
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_FILTER_BANDPASS_BW_3_375            (0x00000000)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_FILTER_BANDPASS_BW_6_75             (0x00000001)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_GAIN                                2:0
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_GAIN_GN_0                           (0x00000000)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_GAIN_GN_0_0625                      (0x00000001)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_GAIN_GN_0_125                       (0x00000002)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_GAIN_GN_0_25                        (0x00000003)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_GAIN_GN_0_5                         (0x00000004)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_GAIN_GN_1_0                         (0x00000005)
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_GAIN                              6:4
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_GAIN_GN_0                         (0x00000000)
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_GAIN_GN_0_0625                    (0x00000001)
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_GAIN_GN_0_125                     (0x00000002)
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_GAIN_GN_0_25                      (0x00000003)
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_GAIN_GN_0_5                       (0x00000004)
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_GAIN_GN_1_0                       (0x00000005)
#define NV887D_DAC_SET_ENCODE_QUALITY_NOISE_THRSH                               15:8
#define NV887D_DAC_SET_ENCODE_QUALITY_SHARPEN_THRSH                             23:16
#define NV887D_DAC_SET_ENCODE_QUALITY_TINT                                      31:24
#define NV887D_DAC_UPDATE_ENCODER_PRESET(a)                                     (0x0000047C + (a)*0x00000080)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL                               5:0
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_RGB_CRT                       (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_CPST_NTSC_M                   (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_CPST_NTSC_J                   (0x00000002)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_CPST_PAL_BDGHI                (0x00000003)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_CPST_PAL_M                    (0x00000004)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_CPST_PAL_N                    (0x00000005)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_CPST_PAL_CN                   (0x00000006)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_NTSC_M                   (0x00000007)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_NTSC_J                   (0x00000008)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_PAL_BDGHI                (0x00000009)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_PAL_M                    (0x0000000A)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_PAL_N                    (0x0000000B)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_PAL_CN                   (0x0000000C)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_480P_60                  (0x0000000D)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_576P_50                  (0x0000000E)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_720P_50                  (0x0000000F)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_720P_60                  (0x00000010)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_1080I_50                 (0x00000011)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_COMP_1080I_60                 (0x00000012)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_PROTOCOL_CUSTOM                        (0x0000003F)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_COMP_FORMAT                            6:6
#define NV887D_DAC_UPDATE_ENCODER_PRESET_COMP_FORMAT_RGB                        (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_COMP_FORMAT_YUV                        (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_R                       7:7
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_R_DISABLE               (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_R_ENABLE                (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_G                       8:8
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_G_DISABLE               (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_G_ENABLE                (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_B                       9:9
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_B_DISABLE               (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_ENABLE_SYNC_ON_B_ENABLE                (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_LUMA_NOTCH                             12:10
#define NV887D_DAC_UPDATE_ENCODER_PRESET_LUMA_NOTCH_NONE                        (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_LUMA_NOTCH_NARROW_358                  (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_LUMA_NOTCH_WIDE_358                    (0x00000002)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_LUMA_NOTCH_NARROW_443                  (0x00000003)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_LUMA_NOTCH_WIDE_443                    (0x00000004)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_CHROMA_BW_NARROW                       13:13
#define NV887D_DAC_UPDATE_ENCODER_PRESET_CHROMA_BW_NARROW_BW_0_6                (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_CHROMA_BW_NARROW_BW_1_4                (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_CPST_FILTER                            15:15
#define NV887D_DAC_UPDATE_ENCODER_PRESET_CPST_FILTER_NARROW                     (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_CPST_FILTER_WIDE                       (0x00000001)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_COMP_FILTER                            16:16
#define NV887D_DAC_UPDATE_ENCODER_PRESET_COMP_FILTER_NARROW                     (0x00000000)
#define NV887D_DAC_UPDATE_ENCODER_PRESET_COMP_FILTER_WIDE                       (0x00000001)

#define NV887D_SOR_SET_CONTROL(a)                                               (0x00000600 + (a)*0x00000040)
#define NV887D_SOR_SET_CONTROL_OWNER                                            3:0
#define NV887D_SOR_SET_CONTROL_OWNER_NONE                                       (0x00000000)
#define NV887D_SOR_SET_CONTROL_OWNER_HEAD0                                      (0x00000001)
#define NV887D_SOR_SET_CONTROL_OWNER_HEAD1                                      (0x00000002)
#define NV887D_SOR_SET_CONTROL_SUB_OWNER                                        5:4
#define NV887D_SOR_SET_CONTROL_SUB_OWNER_NONE                                   (0x00000000)
#define NV887D_SOR_SET_CONTROL_SUB_OWNER_SUBHEAD0                               (0x00000001)
#define NV887D_SOR_SET_CONTROL_SUB_OWNER_SUBHEAD1                               (0x00000002)
#define NV887D_SOR_SET_CONTROL_SUB_OWNER_BOTH                                   (0x00000003)
#define NV887D_SOR_SET_CONTROL_PROTOCOL                                         11:8
#define NV887D_SOR_SET_CONTROL_PROTOCOL_LVDS_CUSTOM                             (0x00000000)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_SINGLE_TMDS_A                           (0x00000001)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_SINGLE_TMDS_B                           (0x00000002)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_SINGLE_TMDS_AB                          (0x00000003)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_DUAL_SINGLE_TMDS                        (0x00000004)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_DUAL_TMDS                               (0x00000005)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_DDI_OUT                                 (0x00000007)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_DP_A                                    (0x00000008)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_DP_B                                    (0x00000009)
#define NV887D_SOR_SET_CONTROL_PROTOCOL_CUSTOM                                  (0x0000000F)
#define NV887D_SOR_SET_CONTROL_HSYNC_POLARITY                                   12:12
#define NV887D_SOR_SET_CONTROL_HSYNC_POLARITY_POSITIVE_TRUE                     (0x00000000)
#define NV887D_SOR_SET_CONTROL_HSYNC_POLARITY_NEGATIVE_TRUE                     (0x00000001)
#define NV887D_SOR_SET_CONTROL_VSYNC_POLARITY                                   13:13
#define NV887D_SOR_SET_CONTROL_VSYNC_POLARITY_POSITIVE_TRUE                     (0x00000000)
#define NV887D_SOR_SET_CONTROL_VSYNC_POLARITY_NEGATIVE_TRUE                     (0x00000001)
#define NV887D_SOR_SET_CONTROL_DE_SYNC_POLARITY                                 14:14
#define NV887D_SOR_SET_CONTROL_DE_SYNC_POLARITY_POSITIVE_TRUE                   (0x00000000)
#define NV887D_SOR_SET_CONTROL_DE_SYNC_POLARITY_NEGATIVE_TRUE                   (0x00000001)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH                                      19:16
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_DEFAULT                              (0x00000000)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_16_422                           (0x00000001)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_18_444                           (0x00000002)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_20_422                           (0x00000003)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_422                           (0x00000004)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_444                           (0x00000005)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_30_444                           (0x00000006)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_32_422                           (0x00000007)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_36_444                           (0x00000008)
#define NV887D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_48_444                           (0x00000009)

#define NV887D_PIOR_SET_CONTROL(a)                                              (0x00000700 + (a)*0x00000040)
#define NV887D_PIOR_SET_CONTROL_OWNER                                           3:0
#define NV887D_PIOR_SET_CONTROL_OWNER_NONE                                      (0x00000000)
#define NV887D_PIOR_SET_CONTROL_OWNER_HEAD0                                     (0x00000001)
#define NV887D_PIOR_SET_CONTROL_OWNER_HEAD1                                     (0x00000002)
#define NV887D_PIOR_SET_CONTROL_SUB_OWNER                                       5:4
#define NV887D_PIOR_SET_CONTROL_SUB_OWNER_NONE                                  (0x00000000)
#define NV887D_PIOR_SET_CONTROL_SUB_OWNER_SUBHEAD0                              (0x00000001)
#define NV887D_PIOR_SET_CONTROL_SUB_OWNER_SUBHEAD1                              (0x00000002)
#define NV887D_PIOR_SET_CONTROL_SUB_OWNER_BOTH                                  (0x00000003)
#define NV887D_PIOR_SET_CONTROL_PROTOCOL                                        11:8
#define NV887D_PIOR_SET_CONTROL_PROTOCOL_EXT_TMDS_ENC                           (0x00000000)
#define NV887D_PIOR_SET_CONTROL_PROTOCOL_EXT_TV_ENC                             (0x00000001)
#define NV887D_PIOR_SET_CONTROL_HSYNC_POLARITY                                  12:12
#define NV887D_PIOR_SET_CONTROL_HSYNC_POLARITY_POSITIVE_TRUE                    (0x00000000)
#define NV887D_PIOR_SET_CONTROL_HSYNC_POLARITY_NEGATIVE_TRUE                    (0x00000001)
#define NV887D_PIOR_SET_CONTROL_VSYNC_POLARITY                                  13:13
#define NV887D_PIOR_SET_CONTROL_VSYNC_POLARITY_POSITIVE_TRUE                    (0x00000000)
#define NV887D_PIOR_SET_CONTROL_VSYNC_POLARITY_NEGATIVE_TRUE                    (0x00000001)
#define NV887D_PIOR_SET_CONTROL_DE_SYNC_POLARITY                                14:14
#define NV887D_PIOR_SET_CONTROL_DE_SYNC_POLARITY_POSITIVE_TRUE                  (0x00000000)
#define NV887D_PIOR_SET_CONTROL_DE_SYNC_POLARITY_NEGATIVE_TRUE                  (0x00000001)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH                                     19:16
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_DEFAULT                             (0x00000000)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_16_422                          (0x00000001)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_18_444                          (0x00000002)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_20_422                          (0x00000003)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_422                          (0x00000004)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_444                          (0x00000005)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_30_444                          (0x00000006)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_32_422                          (0x00000007)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_36_444                          (0x00000008)
#define NV887D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_48_444                          (0x00000009)

#define NV887D_HEAD_SET_PRESENT_CONTROL(a)                                      (0x00000800 + (a)*0x00000400)
#define NV887D_HEAD_SET_PRESENT_CONTROL_MIN_PRESENT_INTERVAL                    3:0
#define NV887D_HEAD_SET_PRESENT_CONTROL_USE_BEGIN_FIELD                         8:8
#define NV887D_HEAD_SET_PRESENT_CONTROL_USE_BEGIN_FIELD_DISABLE                 (0x00000000)
#define NV887D_HEAD_SET_PRESENT_CONTROL_USE_BEGIN_FIELD_ENABLE                  (0x00000001)
#define NV887D_HEAD_SET_PRESENT_CONTROL_BEGIN_FIELD                             6:4
#define NV887D_HEAD_SET_PIXEL_CLOCK(a)                                          (0x00000804 + (a)*0x00000400)
#define NV887D_HEAD_SET_PIXEL_CLOCK_FREQUENCY                                   21:0
#define NV887D_HEAD_SET_PIXEL_CLOCK_MODE                                        23:22
#define NV887D_HEAD_SET_PIXEL_CLOCK_MODE_CLK_25                                 (0x00000000)
#define NV887D_HEAD_SET_PIXEL_CLOCK_MODE_CLK_28                                 (0x00000001)
#define NV887D_HEAD_SET_PIXEL_CLOCK_MODE_CLK_CUSTOM                             (0x00000002)
#define NV887D_HEAD_SET_PIXEL_CLOCK_ADJ1000DIV1001                              24:24
#define NV887D_HEAD_SET_PIXEL_CLOCK_ADJ1000DIV1001_FALSE                        (0x00000000)
#define NV887D_HEAD_SET_PIXEL_CLOCK_ADJ1000DIV1001_TRUE                         (0x00000001)
#define NV887D_HEAD_SET_PIXEL_CLOCK_NOT_DRIVER                                  25:25
#define NV887D_HEAD_SET_PIXEL_CLOCK_NOT_DRIVER_FALSE                            (0x00000000)
#define NV887D_HEAD_SET_PIXEL_CLOCK_NOT_DRIVER_TRUE                             (0x00000001)
#define NV887D_HEAD_SET_CONTROL(a)                                              (0x00000808 + (a)*0x00000400)
#define NV887D_HEAD_SET_CONTROL_STRUCTURE                                       2:1
#define NV887D_HEAD_SET_CONTROL_STRUCTURE_PROGRESSIVE                           (0x00000000)
#define NV887D_HEAD_SET_CONTROL_STRUCTURE_INTERLACED                            (0x00000001)
#define NV887D_HEAD_SET_OVERSCAN_COLOR(a)                                       (0x00000810 + (a)*0x00000400)
#define NV887D_HEAD_SET_OVERSCAN_COLOR_RED                                      9:0
#define NV887D_HEAD_SET_OVERSCAN_COLOR_GRN                                      19:10
#define NV887D_HEAD_SET_OVERSCAN_COLOR_BLU                                      29:20
#define NV887D_HEAD_SET_RASTER_SIZE(a)                                          (0x00000814 + (a)*0x00000400)
#define NV887D_HEAD_SET_RASTER_SIZE_WIDTH                                       14:0
#define NV887D_HEAD_SET_RASTER_SIZE_HEIGHT                                      30:16
#define NV887D_HEAD_SET_RASTER_SYNC_END(a)                                      (0x00000818 + (a)*0x00000400)
#define NV887D_HEAD_SET_RASTER_SYNC_END_X                                       14:0
#define NV887D_HEAD_SET_RASTER_SYNC_END_Y                                       30:16
#define NV887D_HEAD_SET_RASTER_BLANK_END(a)                                     (0x0000081C + (a)*0x00000400)
#define NV887D_HEAD_SET_RASTER_BLANK_END_X                                      14:0
#define NV887D_HEAD_SET_RASTER_BLANK_END_Y                                      30:16
#define NV887D_HEAD_SET_RASTER_BLANK_START(a)                                   (0x00000820 + (a)*0x00000400)
#define NV887D_HEAD_SET_RASTER_BLANK_START_X                                    14:0
#define NV887D_HEAD_SET_RASTER_BLANK_START_Y                                    30:16
#define NV887D_HEAD_SET_RASTER_VERT_BLANK2(a)                                   (0x00000824 + (a)*0x00000400)
#define NV887D_HEAD_SET_RASTER_VERT_BLANK2_YSTART                               14:0
#define NV887D_HEAD_SET_RASTER_VERT_BLANK2_YEND                                 30:16
#define NV887D_HEAD_SET_RASTER_VERT_BLANK_DMI(a)                                (0x00000828 + (a)*0x00000400)
#define NV887D_HEAD_SET_RASTER_VERT_BLANK_DMI_DURATION                          11:0
#define NV887D_HEAD_SET_DEFAULT_BASE_COLOR(a)                                   (0x0000082C + (a)*0x00000400)
#define NV887D_HEAD_SET_DEFAULT_BASE_COLOR_RED                                  9:0
#define NV887D_HEAD_SET_DEFAULT_BASE_COLOR_GREEN                                19:10
#define NV887D_HEAD_SET_DEFAULT_BASE_COLOR_BLUE                                 29:20
#define NV887D_HEAD_SET_BASE_LUT_LO(a)                                          (0x00000840 + (a)*0x00000400)
#define NV887D_HEAD_SET_BASE_LUT_LO_ENABLE                                      31:31
#define NV887D_HEAD_SET_BASE_LUT_LO_ENABLE_DISABLE                              (0x00000000)
#define NV887D_HEAD_SET_BASE_LUT_LO_ENABLE_ENABLE                               (0x00000001)
#define NV887D_HEAD_SET_BASE_LUT_LO_MODE                                        30:30
#define NV887D_HEAD_SET_BASE_LUT_LO_MODE_LORES                                  (0x00000000)
#define NV887D_HEAD_SET_BASE_LUT_LO_MODE_HIRES                                  (0x00000001)
#define NV887D_HEAD_SET_BASE_LUT_LO_ORIGIN                                      7:2
#define NV887D_HEAD_SET_BASE_LUT_HI(a)                                          (0x00000844 + (a)*0x00000400)
#define NV887D_HEAD_SET_BASE_LUT_HI_ORIGIN                                      31:0
#define NV887D_HEAD_SET_OUTPUT_LUT_LO(a)                                        (0x00000848 + (a)*0x00000400)
#define NV887D_HEAD_SET_OUTPUT_LUT_LO_ENABLE                                    31:31
#define NV887D_HEAD_SET_OUTPUT_LUT_LO_ENABLE_DISABLE                            (0x00000000)
#define NV887D_HEAD_SET_OUTPUT_LUT_LO_ENABLE_ENABLE                             (0x00000001)
#define NV887D_HEAD_SET_OUTPUT_LUT_LO_MODE                                      30:30
#define NV887D_HEAD_SET_OUTPUT_LUT_LO_MODE_LORES                                (0x00000000)
#define NV887D_HEAD_SET_OUTPUT_LUT_LO_MODE_HIRES                                (0x00000001)
#define NV887D_HEAD_SET_OUTPUT_LUT_LO_ORIGIN                                    7:2
#define NV887D_HEAD_SET_OUTPUT_LUT_HI(a)                                        (0x0000084C + (a)*0x00000400)
#define NV887D_HEAD_SET_OUTPUT_LUT_HI_ORIGIN                                    31:0
#define NV887D_HEAD_SET_CONTEXT_DMA_LUT(a)                                      (0x0000085C + (a)*0x00000400)
#define NV887D_HEAD_SET_CONTEXT_DMA_LUT_HANDLE                                  31:0
#define NV887D_HEAD_SET_OFFSET(a,b)                                             (0x00000860 + (a)*0x00000400 + (b)*0x00000004)
#define NV887D_HEAD_SET_OFFSET_ORIGIN                                           31:0
#define NV887D_HEAD_SET_SIZE(a)                                                 (0x00000868 + (a)*0x00000400)
#define NV887D_HEAD_SET_SIZE_WIDTH                                              14:0
#define NV887D_HEAD_SET_SIZE_HEIGHT                                             30:16
#define NV887D_HEAD_SET_STORAGE(a)                                              (0x0000086C + (a)*0x00000400)
#define NV887D_HEAD_SET_STORAGE_BLOCK_HEIGHT                                    3:0
#define NV887D_HEAD_SET_STORAGE_BLOCK_HEIGHT_ONE_GOB                            (0x00000000)
#define NV887D_HEAD_SET_STORAGE_BLOCK_HEIGHT_TWO_GOBS                           (0x00000001)
#define NV887D_HEAD_SET_STORAGE_BLOCK_HEIGHT_FOUR_GOBS                          (0x00000002)
#define NV887D_HEAD_SET_STORAGE_BLOCK_HEIGHT_EIGHT_GOBS                         (0x00000003)
#define NV887D_HEAD_SET_STORAGE_BLOCK_HEIGHT_SIXTEEN_GOBS                       (0x00000004)
#define NV887D_HEAD_SET_STORAGE_BLOCK_HEIGHT_THIRTYTWO_GOBS                     (0x00000005)
#define NV887D_HEAD_SET_STORAGE_PITCH                                           17:8
#define NV887D_HEAD_SET_STORAGE_MEMORY_LAYOUT                                   20:20
#define NV887D_HEAD_SET_STORAGE_MEMORY_LAYOUT_BLOCKLINEAR                       (0x00000000)
#define NV887D_HEAD_SET_STORAGE_MEMORY_LAYOUT_PITCH                             (0x00000001)
#define NV887D_HEAD_SET_PARAMS(a)                                               (0x00000870 + (a)*0x00000400)
#define NV887D_HEAD_SET_PARAMS_FORMAT                                           15:8
#define NV887D_HEAD_SET_PARAMS_FORMAT_I8                                        (0x0000001E)
#define NV887D_HEAD_SET_PARAMS_FORMAT_VOID16                                    (0x0000001F)
#define NV887D_HEAD_SET_PARAMS_FORMAT_VOID32                                    (0x0000002E)
#define NV887D_HEAD_SET_PARAMS_FORMAT_RF16_GF16_BF16_AF16                       (0x000000CA)
#define NV887D_HEAD_SET_PARAMS_FORMAT_A8R8G8B8                                  (0x000000CF)
#define NV887D_HEAD_SET_PARAMS_FORMAT_A2B10G10R10                               (0x000000D1)
#define NV887D_HEAD_SET_PARAMS_FORMAT_A8B8G8R8                                  (0x000000D5)
#define NV887D_HEAD_SET_PARAMS_FORMAT_R5G6B5                                    (0x000000E8)
#define NV887D_HEAD_SET_PARAMS_FORMAT_A1R5G5B5                                  (0x000000E9)
#define NV887D_HEAD_SET_PARAMS_SUPER_SAMPLE                                     1:0
#define NV887D_HEAD_SET_PARAMS_SUPER_SAMPLE_X1_AA                               (0x00000000)
#define NV887D_HEAD_SET_PARAMS_SUPER_SAMPLE_X4_AA                               (0x00000002)
#define NV887D_HEAD_SET_PARAMS_GAMMA                                            2:2
#define NV887D_HEAD_SET_PARAMS_GAMMA_LINEAR                                     (0x00000000)
#define NV887D_HEAD_SET_PARAMS_GAMMA_SRGB                                       (0x00000001)
#define NV887D_HEAD_SET_PARAMS_RESERVED0                                        22:16
#define NV887D_HEAD_SET_PARAMS_RESERVED1                                        24:24
#define NV887D_HEAD_SET_CONTEXT_DMAS_ISO(a,b)                                   (0x00000874 + (a)*0x00000400 + (b)*0x00000004)
#define NV887D_HEAD_SET_CONTEXT_DMAS_ISO_HANDLE                                 31:0
#define NV887D_HEAD_SET_CONTROL_CURSOR(a)                                       (0x00000880 + (a)*0x00000400)
#define NV887D_HEAD_SET_CONTROL_CURSOR_ENABLE                                   31:31
#define NV887D_HEAD_SET_CONTROL_CURSOR_ENABLE_DISABLE                           (0x00000000)
#define NV887D_HEAD_SET_CONTROL_CURSOR_ENABLE_ENABLE                            (0x00000001)
#define NV887D_HEAD_SET_CONTROL_CURSOR_FORMAT                                   25:24
#define NV887D_HEAD_SET_CONTROL_CURSOR_FORMAT_A1R5G5B5                          (0x00000000)
#define NV887D_HEAD_SET_CONTROL_CURSOR_FORMAT_A8R8G8B8                          (0x00000001)
#define NV887D_HEAD_SET_CONTROL_CURSOR_SIZE                                     26:26
#define NV887D_HEAD_SET_CONTROL_CURSOR_SIZE_W32_H32                             (0x00000000)
#define NV887D_HEAD_SET_CONTROL_CURSOR_SIZE_W64_H64                             (0x00000001)
#define NV887D_HEAD_SET_CONTROL_CURSOR_HOT_SPOT_X                               13:8
#define NV887D_HEAD_SET_CONTROL_CURSOR_HOT_SPOT_Y                               21:16
#define NV887D_HEAD_SET_CONTROL_CURSOR_COMPOSITION                              29:28
#define NV887D_HEAD_SET_CONTROL_CURSOR_COMPOSITION_ALPHA_BLEND                  (0x00000000)
#define NV887D_HEAD_SET_CONTROL_CURSOR_COMPOSITION_PREMULT_ALPHA_BLEND          (0x00000001)
#define NV887D_HEAD_SET_CONTROL_CURSOR_COMPOSITION_XOR                          (0x00000002)
#define NV887D_HEAD_SET_CONTROL_CURSOR_SUB_OWNER                                5:4
#define NV887D_HEAD_SET_CONTROL_CURSOR_SUB_OWNER_NONE                           (0x00000000)
#define NV887D_HEAD_SET_CONTROL_CURSOR_SUB_OWNER_SUBHEAD0                       (0x00000001)
#define NV887D_HEAD_SET_CONTROL_CURSOR_SUB_OWNER_SUBHEAD1                       (0x00000002)
#define NV887D_HEAD_SET_CONTROL_CURSOR_SUB_OWNER_BOTH                           (0x00000003)
#define NV887D_HEAD_SET_OFFSET_CURSOR(a)                                        (0x00000884 + (a)*0x00000400)
#define NV887D_HEAD_SET_OFFSET_CURSOR_ORIGIN                                    31:0
#define NV887D_HEAD_SET_CONTEXT_DMA_CURSOR(a)                                   (0x0000089C + (a)*0x00000400)
#define NV887D_HEAD_SET_CONTEXT_DMA_CURSOR_HANDLE                               31:0
#define NV887D_HEAD_SET_DITHER_CONTROL(a)                                       (0x000008A0 + (a)*0x00000400)
#define NV887D_HEAD_SET_DITHER_CONTROL_ENABLE                                   0:0
#define NV887D_HEAD_SET_DITHER_CONTROL_ENABLE_DISABLE                           (0x00000000)
#define NV887D_HEAD_SET_DITHER_CONTROL_ENABLE_ENABLE                            (0x00000001)
#define NV887D_HEAD_SET_DITHER_CONTROL_BITS                                     2:1
#define NV887D_HEAD_SET_DITHER_CONTROL_BITS_DITHER_TO_6_BITS                    (0x00000000)
#define NV887D_HEAD_SET_DITHER_CONTROL_BITS_DITHER_TO_8_BITS                    (0x00000001)
#define NV887D_HEAD_SET_DITHER_CONTROL_MODE                                     6:3
#define NV887D_HEAD_SET_DITHER_CONTROL_MODE_DYNAMIC_ERR_ACC                     (0x00000000)
#define NV887D_HEAD_SET_DITHER_CONTROL_MODE_STATIC_ERR_ACC                      (0x00000001)
#define NV887D_HEAD_SET_DITHER_CONTROL_MODE_DYNAMIC_2X2                         (0x00000002)
#define NV887D_HEAD_SET_DITHER_CONTROL_MODE_STATIC_2X2                          (0x00000003)
#define NV887D_HEAD_SET_DITHER_CONTROL_PHASE                                    8:7
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER(a)                                (0x000008A4 + (a)*0x00000400)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_VERTICAL_TAPS                     2:0
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_VERTICAL_TAPS_TAPS_1              (0x00000000)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_VERTICAL_TAPS_TAPS_2              (0x00000001)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_VERTICAL_TAPS_TAPS_3              (0x00000002)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_VERTICAL_TAPS_TAPS_3_ADAPTIVE     (0x00000003)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_VERTICAL_TAPS_TAPS_5              (0x00000004)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_HORIZONTAL_TAPS                   4:3
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_HORIZONTAL_TAPS_TAPS_1            (0x00000000)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_HORIZONTAL_TAPS_TAPS_2            (0x00000001)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_HORIZONTAL_TAPS_TAPS_8            (0x00000002)
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_HRESPONSE_BIAS                    23:16
#define NV887D_HEAD_SET_CONTROL_OUTPUT_SCALER_VRESPONSE_BIAS                    31:24
#define NV887D_HEAD_SET_PROCAMP(a)                                              (0x000008A8 + (a)*0x00000400)
#define NV887D_HEAD_SET_PROCAMP_COLOR_SPACE                                     1:0
#define NV887D_HEAD_SET_PROCAMP_COLOR_SPACE_RGB                                 (0x00000000)
#define NV887D_HEAD_SET_PROCAMP_COLOR_SPACE_YUV_601                             (0x00000001)
#define NV887D_HEAD_SET_PROCAMP_COLOR_SPACE_YUV_709                             (0x00000002)
#define NV887D_HEAD_SET_PROCAMP_CHROMA_LPF                                      2:2
#define NV887D_HEAD_SET_PROCAMP_CHROMA_LPF_AUTO                                 (0x00000000)
#define NV887D_HEAD_SET_PROCAMP_CHROMA_LPF_ON                                   (0x00000001)
#define NV887D_HEAD_SET_PROCAMP_SAT_COS                                         19:8
#define NV887D_HEAD_SET_PROCAMP_SAT_SINE                                        31:20
#define NV887D_HEAD_SET_PROCAMP_TRANSITION                                      4:3
#define NV887D_HEAD_SET_PROCAMP_TRANSITION_HARD                                 (0x00000000)
#define NV887D_HEAD_SET_PROCAMP_TRANSITION_NTSC                                 (0x00000001)
#define NV887D_HEAD_SET_PROCAMP_TRANSITION_PAL                                  (0x00000002)
#define NV887D_HEAD_SET_PROCAMP_DYNAMIC_RANGE                                   5:5
#define NV887D_HEAD_SET_PROCAMP_DYNAMIC_RANGE_VESA                              (0x00000000)
#define NV887D_HEAD_SET_PROCAMP_DYNAMIC_RANGE_CEA                               (0x00000001)
#define NV887D_HEAD_SET_VIEWPORT_POINT_IN(a,b)                                  (0x000008C0 + (a)*0x00000400 + (b)*0x00000004)
#define NV887D_HEAD_SET_VIEWPORT_POINT_IN_X                                     14:0
#define NV887D_HEAD_SET_VIEWPORT_POINT_IN_Y                                     30:16
#define NV887D_HEAD_SET_VIEWPORT_SIZE_IN(a)                                     (0x000008C8 + (a)*0x00000400)
#define NV887D_HEAD_SET_VIEWPORT_SIZE_IN_WIDTH                                  14:0
#define NV887D_HEAD_SET_VIEWPORT_SIZE_IN_HEIGHT                                 30:16
#define NV887D_HEAD_SET_VIEWPORT_POINT_OUT_ADJUST(a)                            (0x000008D4 + (a)*0x00000400)
#define NV887D_HEAD_SET_VIEWPORT_POINT_OUT_ADJUST_X                             15:0
#define NV887D_HEAD_SET_VIEWPORT_POINT_OUT_ADJUST_Y                             31:16
#define NV887D_HEAD_SET_VIEWPORT_SIZE_OUT(a)                                    (0x000008D8 + (a)*0x00000400)
#define NV887D_HEAD_SET_VIEWPORT_SIZE_OUT_WIDTH                                 14:0
#define NV887D_HEAD_SET_VIEWPORT_SIZE_OUT_HEIGHT                                30:16
#define NV887D_HEAD_SET_VIEWPORT_SIZE_OUT_MIN(a)                                (0x000008DC + (a)*0x00000400)
#define NV887D_HEAD_SET_VIEWPORT_SIZE_OUT_MIN_WIDTH                             14:0
#define NV887D_HEAD_SET_VIEWPORT_SIZE_OUT_MIN_HEIGHT                            30:16
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS(a)                            (0x00000900 + (a)*0x00000400)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_USABLE                        0:0
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_USABLE_FALSE                  (0x00000000)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_USABLE_TRUE                   (0x00000001)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_PIXEL_DEPTH                   11:8
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_PIXEL_DEPTH_BPP_8             (0x00000000)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_PIXEL_DEPTH_BPP_16            (0x00000001)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_PIXEL_DEPTH_BPP_32            (0x00000003)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_PIXEL_DEPTH_BPP_64            (0x00000005)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_SUPER_SAMPLE                  13:12
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_SUPER_SAMPLE_X1_AA            (0x00000000)
#define NV887D_HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS_SUPER_SAMPLE_X4_AA            (0x00000002)
#define NV887D_HEAD_SET_OVERLAY_USAGE_BOUNDS(a)                                 (0x00000904 + (a)*0x00000400)
#define NV887D_HEAD_SET_OVERLAY_USAGE_BOUNDS_USABLE                             0:0
#define NV887D_HEAD_SET_OVERLAY_USAGE_BOUNDS_USABLE_FALSE                       (0x00000000)
#define NV887D_HEAD_SET_OVERLAY_USAGE_BOUNDS_USABLE_TRUE                        (0x00000001)
#define NV887D_HEAD_SET_OVERLAY_USAGE_BOUNDS_PIXEL_DEPTH                        11:8
#define NV887D_HEAD_SET_OVERLAY_USAGE_BOUNDS_PIXEL_DEPTH_BPP_16                 (0x00000001)
#define NV887D_HEAD_SET_OVERLAY_USAGE_BOUNDS_PIXEL_DEPTH_BPP_32                 (0x00000003)
#define NV887D_HEAD_SET_PROCESSING(a)                                           (0x00000910 + (a)*0x00000400)
#define NV887D_HEAD_SET_PROCESSING_USE_GAIN_OFS                                 0:0
#define NV887D_HEAD_SET_PROCESSING_USE_GAIN_OFS_DISABLE                         (0x00000000)
#define NV887D_HEAD_SET_PROCESSING_USE_GAIN_OFS_ENABLE                          (0x00000001)
#define NV887D_HEAD_SET_CONVERSION(a)                                           (0x00000914 + (a)*0x00000400)
#define NV887D_HEAD_SET_CONVERSION_GAIN                                         15:0
#define NV887D_HEAD_SET_CONVERSION_OFS                                          31:16
#define NV887D_HEAD_SET_SPARE(a)                                                (0x00000BBC + (a)*0x00000400)
#define NV887D_HEAD_SET_SPARE_UNUSED                                            31:0
#define NV887D_HEAD_SET_SPARE_NOOP(a,b)                                         (0x00000BC0 + (a)*0x00000400 + (b)*0x00000004)
#define NV887D_HEAD_SET_SPARE_NOOP_UNUSED                                       31:0

#ifdef __cplusplus
};     /* extern "C" */
#endif
#endif // _cl887d_h