summaryrefslogtreecommitdiff
path: root/Board/IO/F81866/ACPI/Uart3.ASL
diff options
context:
space:
mode:
authorraywu <raywu@aaeon.com>2018-06-19 18:32:59 +0800
committerraywu <raywu@aaeon.com>2018-06-19 18:32:59 +0800
commitb06cc7b74aee095a1c8e810f0f93e2cae626f820 (patch)
tree2c6aacd86c30e83cd5ee5fde5b4be1b6e7652b93 /Board/IO/F81866/ACPI/Uart3.ASL
parent5759e2929cee86e113c0f906660412515933d451 (diff)
downloadzprj-b06cc7b74aee095a1c8e810f0f93e2cae626f820.tar.xz
Adjust IRQ Assignment
Diffstat (limited to 'Board/IO/F81866/ACPI/Uart3.ASL')
-rw-r--r--Board/IO/F81866/ACPI/Uart3.ASL26
1 files changed, 13 insertions, 13 deletions
diff --git a/Board/IO/F81866/ACPI/Uart3.ASL b/Board/IO/F81866/ACPI/Uart3.ASL
index 70b5f1c..0e2a97f 100644
--- a/Board/IO/F81866/ACPI/Uart3.ASL
+++ b/Board/IO/F81866/ACPI/Uart3.ASL
@@ -80,29 +80,29 @@ Device(UAR3) {
Name(_PRS, ResourceTemplate() {
StartDependentFn(0, 0) {
IO(Decode16, 0x3E8, 0x3E8, 1, 8)
- IRQ(Level,ActiveLow,Shared) {7}
+ IRQ(Level,ActiveLow,Shared) {11}
DMA(Compatibility, NotBusMaster, Transfer8) {}
}
StartDependentFnNoPri() {
IO(Decode16, 0x3E8, 0x3E8, 1, 8)
- IRQ(Level,ActiveLow,Shared) {3,4,5,6,7,10,11,12}
+ IRQ(Level,ActiveLow,Shared) {11}
DMA(Compatibility, NotBusMaster, Transfer8) {}
}
StartDependentFnNoPri() {
IO(Decode16, 0x2E8, 0x2E8, 1, 8)
- IRQ(Level,ActiveLow,Shared) {3,4,5,6,7,10,11,12}
- DMA(Compatibility, NotBusMaster, Transfer8) {}
- }
- StartDependentFnNoPri() {
- IO(Decode16, 0x2F0, 0x2F0, 1, 8)
- IRQ(Level,ActiveLow,Shared) {3,4,5,6,7,10,11,12}
- DMA(Compatibility, NotBusMaster, Transfer8) {}
- }
- StartDependentFnNoPri() {
- IO(Decode16, 0x2E0, 0x2E0, 1, 8)
- IRQ(Level,ActiveLow,Shared) {3,4,5,6,7,10,11,12}
+ IRQ(Level,ActiveLow,Shared) {11}
DMA(Compatibility, NotBusMaster, Transfer8) {}
}
+// StartDependentFnNoPri() {
+// IO(Decode16, 0x2F0, 0x2F0, 1, 8)
+// IRQ(Level,ActiveLow,Shared) {3,4,5,6,7,10,11,12}
+// DMA(Compatibility, NotBusMaster, Transfer8) {}
+// }
+// StartDependentFnNoPri() {
+// IO(Decode16, 0x2E0, 0x2E0, 1, 8)
+// IRQ(Level,ActiveLow,Shared) {3,4,5,6,7,10,11,12}
+// DMA(Compatibility, NotBusMaster, Transfer8) {}
+// }
EndDependentFn()
})