summaryrefslogtreecommitdiff
path: root/Chipset_MOD.cif
diff options
context:
space:
mode:
authorraywu <raywu0301@gmail.com>2018-06-15 00:00:50 +0800
committerraywu <raywu0301@gmail.com>2018-06-15 00:00:50 +0800
commitb7c51c9cf4864df6aabb99a1ae843becd577237c (patch)
treeeebe9b0d0ca03062955223097e57da84dd618b9a /Chipset_MOD.cif
downloadzprj-b7c51c9cf4864df6aabb99a1ae843becd577237c.tar.xz
init. 1AQQW051HEADmaster
Diffstat (limited to 'Chipset_MOD.cif')
-rw-r--r--Chipset_MOD.cif16
1 files changed, 16 insertions, 0 deletions
diff --git a/Chipset_MOD.cif b/Chipset_MOD.cif
new file mode 100644
index 0000000..9782253
--- /dev/null
+++ b/Chipset_MOD.cif
@@ -0,0 +1,16 @@
+<component>
+ name = "Chipset_MOD"
+ category = ModulePart
+ RefName = "Chipset_MOD"
+[files]
+"Board\EM\Platform\AcpiPlatform.c"
+"Chipset\SB\SBRun.c"
+"ReferenceCode\Chipset\SystemAgent\MemoryInit\Pei\MemoryInit.c"
+"ReferenceCode\Haswell\PowerManagement\Dxe\PowerMgmtInit.c"
+"Chipset\NB\SystemAgentWrap\UpdateMemoryRecord\UpdateMemoryRecord.c"
+"Chipset\SB\SATA.ASL"
+"Chipset\SB\usb\usbsb.c"
+"ReferenceCode\Chipset\SystemAgent\SmbiosMemory\Dxe\SmbiosMemory.c"
+"Chipset\SB\SBDxe.c"
+"ReferenceCode\Chipset\LynxPoint\PchInit\Dxe\PchInit.c"
+<endComponent>