diff options
| author | raywu <raywu0301@gmail.com> | 2018-06-15 00:00:50 +0800 |
|---|---|---|
| committer | raywu <raywu0301@gmail.com> | 2018-06-15 00:00:50 +0800 |
| commit | b7c51c9cf4864df6aabb99a1ae843becd577237c (patch) | |
| tree | eebe9b0d0ca03062955223097e57da84dd618b9a /RomImage | |
| download | zprj-b7c51c9cf4864df6aabb99a1ae843becd577237c.tar.xz | |
Diffstat (limited to 'RomImage')
46 files changed, 8892 insertions, 0 deletions
diff --git a/RomImage/Fitc91/fitc.ini b/RomImage/Fitc91/fitc.ini new file mode 100644 index 0000000..923a120 --- /dev/null +++ b/RomImage/Fitc91/fitc.ini @@ -0,0 +1,10 @@ +[settings] +LastFileUsed=RomImage\\XmlFiles\\HM87_8Mx2.xml +WindowPos=0,1,-1,-1,-1,-1,605,1405,156,756 +WorkingDir=. +SourceDir=.. +DestDir=. +UserVar1=. +UserVar2=. +UserVar3=. +CurWorkDir=. diff --git a/RomImage/Fitc91/fitc_1_5.exe b/RomImage/Fitc91/fitc_1_5.exe Binary files differnew file mode 100644 index 0000000..61e2c09 --- /dev/null +++ b/RomImage/Fitc91/fitc_1_5.exe diff --git a/RomImage/Fitc91/fitc_5.exe b/RomImage/Fitc91/fitc_5.exe Binary files differnew file mode 100644 index 0000000..e62eed4 --- /dev/null +++ b/RomImage/Fitc91/fitc_5.exe diff --git a/RomImage/Fitc91/newfiletmpl.xml b/RomImage/Fitc91/newfiletmpl.xml new file mode 100644 index 0000000..7c15482 --- /dev/null +++ b/RomImage/Fitc91/newfiletmpl.xml @@ -0,0 +1,463 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true" /> + <BuildOutputFilename value="$DestDir\outimage.bin" /> + <BuildCompactImage value="false" /> + <RegionOrder value="4321" /> + <EndManufacturingBitOverride value="false" /> + <SkuType value="QM87" /> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region." /> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built." /> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components." /> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components." /> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false." /> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support." /> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component." /> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component." /> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued." /> + <InvalidInst0 value="0x21" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst1 value="0x42" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst2 value="0x60" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst3 value="0xAD" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst4 value="0xB7" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst5 value="0xB9" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst6 value="0xC4" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst7 value="0xC7" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted." /> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted." /> + </Master> + <Master name="Manageability Engine (ME)"> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted." /> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted." /> + </Master> + <Master name="GbE LAN"> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted." /> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted." /> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)." /> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled." /> + <MacSecDisable value="true" edit="false" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network." /> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="false" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power" /> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled." /> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled." /> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled." /> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI. This field is undefined if the TPM on SPI is disabled by softstrap." /> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help" /> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit." /> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP." /> + <QuadOutputReadEnable value="true" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP." /> + <QuadIoReadEnable value="true" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP." /> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled" /> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)" /> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled" /> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address" /> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled" /> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address" /> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="true" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC." /> + <GbeSmBusAddr value="0x70" edit="true" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b" /> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse." /> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address" /> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73." /> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip." /> + <GbePciePortSelect value="101: Port 6" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication." /> + <DmiLaneReversal value="false" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register." /> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register." /> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register." /> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8." /> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4." /> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well." /> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well." /> + <SataPort4PciePort1Mode value="Statically assigned to SATA Port 4" value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse." /> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash." /> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false." /> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help." /> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes." /> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms." /> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable" /> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert." /> + <DeepSx value="false" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5." /> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled" /> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address" /> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled" /> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address" /> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion." /> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration" /> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#" /> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high" /> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM." /> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID." /> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID." /> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID." /> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID." /> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID." /> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID." /> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor." /> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF." /> + <InputFile value="" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region." /> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF." /> + <InputFile value="" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region." /> + <LANEn value="false" edit="false" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting." /> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region." /> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region." /> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF." /> + <InputFile value="" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region." /> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image" /> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)" /> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update." /> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)" /> + <WlanPowerWell value="0x86" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#" /> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available" /> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out." /> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms." /> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon." /> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value." /> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism" /> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon." /> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform." /> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot." /> + <IfrEnabled value="false" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software." /> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable" /> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable" /> + <BiosSecureBoot value="true" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS." /> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable" /> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting." /> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting." /> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection" /> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535." /> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT" /> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features." /> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled." /> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled." /> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled." /> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled." /> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled." /> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled." /> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled." /> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled." /> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="false" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="true" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device." /> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="true" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use." /> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface." /> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface." /> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future." /> + <MctpStaticEid0 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." /> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." /> + <MctpStaticEid2 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." /> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be." /> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format." /> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file." /> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false." /> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled." /> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down." /> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set." /> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash." /> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="" edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM." /> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest." /> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile." /> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes." /> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown." /> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter" /> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface." /> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0." /> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode." /> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address" /> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address" /> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination" /> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address" /> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text="" /> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text="" /> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text="" /> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text="" /> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text="" /> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text="" /> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text="" /> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text="" /> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text="" /> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text="" /> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text="" /> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text="" /> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text="" /> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text="" /> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text="" /> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text="" /> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text="" /> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text="" /> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text="" /> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text="" /> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text="" /> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text="" /> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text="" /> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text="" /> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text="" /> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text="" /> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text="" /> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text="" /> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text="" /> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text="" /> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text="" /> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text="" /> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text="" /> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text="" /> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text="" /> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text="" /> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text="" /> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text="" /> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text="" /> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text="" /> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text="" /> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text="" /> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text="" /> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text="" /> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text="" /> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text="" /> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text="" /> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text="" /> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text="" /> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text="" /> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text="" /> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text="" /> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text="" /> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text="" /> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text="" /> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text="" /> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text="" /> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text="" /> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text="" /> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text="" /> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text="" /> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text="" /> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text="" /> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text="" /> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text="" /> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text="" /> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text="" /> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text="" /> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text="" /> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text="" /> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text="" /> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text="" /> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text="" /> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text="" /> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text="" /> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text="" /> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text="" /> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text="" /> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text="" /> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text="" /> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text="" /> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text="" /> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text="" /> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text="" /> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text="" /> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text="" /> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text="" /> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text="" /> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text="" /> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text="" /> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text="" /> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text="" /> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text="" /> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text="" /> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text="" /> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text="" /> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text="" /> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text="" /> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text="" /> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text="" /> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text="" /> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text="" /> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text="" /> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text="" /> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text="" /> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text="" /> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text="" /> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text="" /> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text="" /> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text="" /> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text="" /> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text="" /> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text="" /> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text="" /> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text="" /> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text="" /> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text="" /> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text="" /> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text="" /> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text="" /> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text="" /> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text="" /> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text="" /> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text="" /> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text="" /> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text="" /> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text="" /> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text="" /> + </EventFilters> + </MDES> + <ChipsetInit value="" /> + <IccData name="ICC Data"> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <ICCCTL value="0x00000018" /> + </HwRegisters> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333" /> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820" /> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80" /> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433" /> + <SSCCTL_DMI100 value="0x00000000" /> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333" /> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820" /> + <DCOSS value="0x000005A0" /> + <MCSS value="0x00000007" /> + <PLLRCS value="0x00013114" /> + <ICCCTL value="0x0000001A" /> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80" /> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80" /> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000" /> + <DCOSS value="0x000005A0" /> + <MCSS value="0x00000007" /> + <PLLRCS value="0x00013114" /> + <ICCCTL value="0x0000001A" /> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280" /> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80" /> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE" /> + </Custom> + <LockMask value="0:Default" /> + <SelectedBy value="SoftStrap" /> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot>
\ No newline at end of file diff --git a/RomImage/Fitc91/vsccommn.bin b/RomImage/Fitc91/vsccommn.bin Binary files differnew file mode 100644 index 0000000..fccfb24 --- /dev/null +++ b/RomImage/Fitc91/vsccommn.bin diff --git a/RomImage/Fitc95/fitc.ini b/RomImage/Fitc95/fitc.ini new file mode 100644 index 0000000..faf4e92 --- /dev/null +++ b/RomImage/Fitc95/fitc.ini @@ -0,0 +1,10 @@ +[settings] +LastFileUsed= +WindowPos=0,1,-1,-1,-1,-1,107,907,74,674 +WorkingDir=. +SourceDir=.. +DestDir=. +UserVar1=. +UserVar2=. +UserVar3=. +CurWorkDir=. diff --git a/RomImage/Fitc95/fitc_1_5.exe b/RomImage/Fitc95/fitc_1_5.exe Binary files differnew file mode 100644 index 0000000..58608ad --- /dev/null +++ b/RomImage/Fitc95/fitc_1_5.exe diff --git a/RomImage/Fitc95/fitc_5.exe b/RomImage/Fitc95/fitc_5.exe Binary files differnew file mode 100644 index 0000000..9fab56d --- /dev/null +++ b/RomImage/Fitc95/fitc_5.exe diff --git a/RomImage/Fitc95/newfiletmpl.xml b/RomImage/Fitc95/newfiletmpl.xml new file mode 100644 index 0000000..1229967 --- /dev/null +++ b/RomImage/Fitc95/newfiletmpl.xml @@ -0,0 +1,437 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="2.22"> + <ProgSettings> + <GenIntermediateFiles value="true" /> + <BuildOutputFilename value="$DestDir\outimage.bin" /> + <BuildCompactImage value="false" /> + <RegionOrder value="4321" /> + <EndManufacturingBitOverride value="false" /> + <SkuType value="Premium" /> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region." /> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built." /> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components." /> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components." /> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false." /> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support." /> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component." /> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component." /> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued." /> + <InvalidInst0 value="0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst1 value="0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst2 value="0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst3 value="0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst4 value="0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst5 value="0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst6 value="0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + <InvalidInst7 value="0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against." /> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted." /> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted." /> + </Master> + <Master name="Manageability Engine (ME)"> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted." /> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted." /> + </Master> + <Master name="GbE LAN"> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted." /> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted." /> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)." /> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled." /> + <MacSecDisable value="true" edit="false" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network." /> + <LanPhyPowerControl value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 is used in native mode as LANPHYPC,,GPIO12 default is General Purpose (GP) output" edit="false" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power" /> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled." /> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled." /> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled." /> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI. This field is undefined if the TPM on SPI is disabled by softstrap." /> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help" /> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit." /> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP." /> + <QuadOutputReadEnable value="true" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP." /> + <QuadIoReadEnable value="true" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP." /> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled" /> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)" /> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled" /> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address" /> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled" /> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address" /> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="true" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC." /> + <GbeSmBusAddr value="0x70" edit="true" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b" /> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address" /> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip." /> + <GbePciePortSelect value="100: Port 5 Lane 2" value_list="000: Port 3,,001: Port 4,,010: Port 5 Lane 0,,011: Port 5 Lane 1,,100: Port 5 Lane 2,,101: Port 5 Lane 3" edit="true" visible="true" name="GbE PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication." /> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register." /> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register." /> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4." /> + <Usb3Port3PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 3" edit="true" visible="true" name="USB3 Port 3 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port1 Mode register that resides in the core well." /> + <Usb3Port4PciePort2Mode value="PCIe Lane 2 is statically assigned to USB3 Port 4" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 4" edit="true" visible="true" name="USB3 Port 4 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port2 Mode register that resides in the core well." /> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash." /> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false." /> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help." /> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes." /> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms." /> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable" /> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert." /> + <DeepSx value="false" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5." /> + <FtpmStrapDisable value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Platform Trust Technology Permanent Disable" help_text="Yes: PTT disabled. No: PTT enabled." /> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled" /> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address" /> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled" /> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address" /> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PCIeLaneReversal3 value="PCIe Port 6 Lane 0-3 are not reversed" value_list="PCIe Port 6 Lane 0-3 are not reversed,,PCIe Port 6 Lane 0-3 are reversed when Port 6 is configured as 1x4" edit="true" visible="true" name="PCIe Lane Reversal 3" help_text="Bit lane reversal behavior for PCIe Port 6 if configured as a x4 PCIe port." /> + <PciePortConfigStrap3 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 3" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 6." /> + <PciePortConfigStrap2 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 5." /> + <Sata0PcieP6L3Mode value="Statically assigned to SATA Port 0" value_list="Statically assigned to SATA Port 0,,Statically assigned to PCIe Port 6 Lane 3,,Assigned based on the native mode of GPIO34 pin" edit="true" visible="true" name="SATA Port 0 PCIe Port 6 Lane 3 Mode" help_text="Set SATA Port 0 PCIe Port 6 Lane 3 Mode. If the native mode of GIPO34 pin is a '1', then it is assigned to SATA Port 0, else it is assigned to PCIe Port 6 Lane 3." /> + <Sata1PcieP6L2Mode value="Statically assigned to SATA Port 1" value_list="Statically assigned to SATA Port 1,,Statically assigned to PCIe Port 6 Lane 2,,Assigned based on the native mode of GPIO35 pin" edit="true" visible="true" name="SATA Port 1 PCIe Port 6 Lane 2 Mode" help_text="Set SATA Port 1 PCIe Port 6 Lane 2 Mode. If the native mode of GIPO35 pin is a '1', then it is assigned to SATA Port 1, else it is assigned to PCIe Port 6 Lane 2." /> + <Sata2PcieP6L1Mode value="Statically assigned to SATA Port 2" value_list="Statically assigned to SATA Port 2,,Statically assigned to PCIe Port 6 Lane 1,,Assigned based on the native mode of GPIO36 pin" edit="true" visible="true" name="SATA Port 2 PCIe Port 6 Lane 1 Mode" help_text="Set SATA Port 2 PCIe Port 6 Lane 1 Mode. If the native mode of GIPO36 pin is a '1', then it is assigned to SATA Port 2, else it is assigned to PCIe Port 6 Lane 1." /> + <Sata3PcieP6L0Mode value="Assigned based on the native mode of GPIO37 pin" value_list="Statically assigned to SATA Port 3,,Statically assigned to PCIe Port 6 Lane 0,,Assigned based on the native mode of GPIO37 pin" edit="true" visible="true" name="SATA Port 3 PCIe Port 6 Lane 0 Mode" help_text="Set SATA Port 3 PCIe Port 6 Lane 0 Mode. If the native mode of GIPO37 pin is a '1', then it is assigned to SATA Port 3, else it is assigned to PCIe Port 6 Lane 0." /> + <BackboneClkSrcSelect value="OPI PLL is the source" value_list="OPI PLL is the source,,PCIe PLL is the source" edit="true" visible="true" name="Backbone Clock Source Select" help_text="Select the Backbone Clock Source" /> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x2" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe" /> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion." /> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration" /> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#" /> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high" /> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM." /> + </PchStrap17> + </PchStraps> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID." /> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID." /> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID." /> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID." /> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID." /> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID." /> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor." /> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF." /> + <InputFile value="" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region." /> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF." /> + <InputFile value="" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region." /> + <LANEn value="false" edit="false" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting." /> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region." /> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region." /> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text="" /> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF." /> + <InputFile value="" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region." /> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image" /> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)" /> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update." /> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)" /> + <WlanPowerWell value="0x86" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#" /> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available" /> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out." /> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms." /> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon." /> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value." /> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism" /> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon." /> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform." /> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot." /> + <IfrEnabled value="false" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software." /> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable" /> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable" /> + <BiosSecureBoot value="true" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS." /> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable" /> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting." /> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting." /> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection" /> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535." /> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT" /> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features." /> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled." /> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled." /> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled." /> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled." /> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled." /> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled." /> + <fTpmShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel (R) Platform Trust Technology Enable/Disable" help_text="This enables Intel (R) Platform Trust Technology if the corresponding softstrap is enabled and Enable Intel (R) Platform Trust Technology is enabled." /> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled." /> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="true" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device." /> + <NfcAlertGpio value="GPIO26" value_list="GPIO26,,GPIO73" edit="true" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use." /> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface." /> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface." /> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future." /> + <MctpStaticEid0 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." /> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." /> + <MctpStaticEid2 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." /> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be." /> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format." /> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file." /> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active" /> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters." /> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file." /> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false." /> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled." /> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down." /> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set." /> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash." /> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="" edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM." /> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest." /> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile." /> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes." /> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown." /> + </BootGuard> + <PlatformTrust name="Intel (R) Platform Trust Technology"> + <PttFpfEnable value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel PTT HW Enable/Disable" help_text="Enabled: PTT FPF setting set to enabled. Setting is committed at EOM. Disabled: PTT FPF setting set to disabled. Setting is commited at EOM." /> + </PlatformTrust> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter" /> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM,,SVT" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0." /> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush,,Deferred PG" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode." /> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address" /> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address" /> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination" /> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address" /> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text="" /> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text="" /> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text="" /> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text="" /> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text="" /> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text="" /> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text="" /> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text="" /> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text="" /> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text="" /> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text="" /> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text="" /> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text="" /> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text="" /> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text="" /> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text="" /> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text="" /> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text="" /> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text="" /> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text="" /> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text="" /> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text="" /> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text="" /> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text="" /> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text="" /> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text="" /> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text="" /> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text="" /> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text="" /> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text="" /> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text="" /> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text="" /> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text="" /> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text="" /> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text="" /> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text="" /> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text="" /> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text="" /> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text="" /> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text="" /> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text="" /> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text="" /> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text="" /> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text="" /> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text="" /> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text="" /> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text="" /> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text="" /> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text="" /> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text="" /> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text="" /> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text="" /> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text="" /> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text="" /> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text="" /> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text="" /> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text="" /> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text="" /> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text="" /> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text="" /> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text="" /> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text="" /> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text="" /> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text="" /> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text="" /> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text="" /> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text="" /> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text="" /> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text="" /> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text="" /> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text="" /> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text="" /> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text="" /> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text="" /> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text="" /> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text="" /> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text="" /> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text="" /> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text="" /> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text="" /> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text="" /> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text="" /> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text="" /> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text="" /> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text="" /> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text="" /> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text="" /> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text="" /> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text="" /> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text="" /> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text="" /> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text="" /> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text="" /> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text="" /> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text="" /> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text="" /> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text="" /> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text="" /> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text="" /> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text="" /> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text="" /> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text="" /> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text="" /> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text="" /> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text="" /> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text="" /> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text="" /> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text="" /> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text="" /> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text="" /> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text="" /> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text="" /> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text="" /> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text="" /> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text="" /> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text="" /> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text="" /> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text="" /> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text="" /> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text="" /> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text="" /> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text="" /> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text="" /> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text="" /> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text="" /> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text="" /> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text="" /> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text="" /> + </EventFilters> + </MDES> + <ChipsetInit value="" /> + <IccData name="ICC Data"> + <Defaults> + <Profile name="Standard"></Profile> + <Profile name="WiMax3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_CPU100 value="0x00000333" /> + <SSCTRIPARAM_CPU100 value="0x9240B820" /> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x0000DF32A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE" /> + </Custom> + <LockMask value="0:Default" /> + <SelectedBy value="SoftStrap" /> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> diff --git a/RomImage/Fitc95/vsccommn.bin b/RomImage/Fitc95/vsccommn.bin Binary files differnew file mode 100644 index 0000000..beb8e1e --- /dev/null +++ b/RomImage/Fitc95/vsccommn.bin diff --git a/RomImage/FitcBuild.bat b/RomImage/FitcBuild.bat new file mode 100644 index 0000000..92ed954 --- /dev/null +++ b/RomImage/FitcBuild.bat @@ -0,0 +1,112 @@ +@ECHO OFF +SET RomImagePath=%1 +RD /S /Q %RomImagePath%\Build +SET BiosBin=%2 +SET FITC_OUTIMAGE_MAP_FILE=%3 +SET MeProfile=%4 +REM 0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware. 2 = 1.5MB ME9.5 Firmware. 3 = 5MB ME9.5 Firmware. +SET MeFwSelect=%5 +SET BinName=%6 +REM 1 = One image, 2 = Two image. +SET ImgCount=%7 +REM 0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB. +SET ImgSize1=%8 +REM 0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB. +SET ImgSize2=%9 +REM Support SKU=Z87, Z85, Q87, H87, Q85, B85, H81, QM87, HM87, HM86, C222, C223, C224, C228. ME 9.5 SKU = Premium, Mainstream. +SET CheckSku=Z87_SKU Z85_SKU Q87_SKU H87_SKU Q85_SKU B85_SKU H81_SKU QM87_SKU HM87_SKU HM86_SKU C222_SKU C223_SKU C224_SKU C228_SKU Premium_SKU Mainstream_SKU +SET MeFwSku= +FOR %%I IN (%CheckSku%) DO (IF %BinName% == %%I SET MeFwSku=%BinName:~0,-4%&&SET BinName=%BinName:~0,-4%) +GOTO ImageConfig + +:MeImageBuild +%MEFITCKIT% %OutImgPath% /b %MeProfile% %OverrideBiosRom% %DefDestDir% %DefWorkingDir% %DefSourceDir% %OverrideMeFwBin% %OverrideMeFwSku% %OverrideGbEBin% %OverrideImgCount% %OverrideImg1Size% %OverrideImg2Size% +IF NOT EXIST %DestDir%\OutImage.bin GOTO FailEND +GOTO RomNameSet + +:ImageConfig +SET OverrideMeFwSku=&&SET OverrideMeFwBin=&&SET OverrideImgCount=&&SET OverrideImg1Size=&&SET OverrideImg2Size=&&SET OverrideGbEBin=&&SET DefDestDir= +IF NOT "%ImgCount%" == "" (SET OverrideImgCount=/flashcount %ImgCount%) +IF NOT "%ImgSize1%" == "" SET Img1Size=%ImgSize1% +IF NOT "%Img1Size%" == "" (SET OverrideImg1Size=/flashsize1 %Img1Size%) +IF "%ImgCount%" == "2" SET Img2Size=%ImgSize2% +IF "%ImgCount%" == "2" IF "%ImgSize2%" == "" SET Img2Size=%ImgSize1% +IF NOT "%Img2Size%" == "" (SET OverrideImg2Size=/flashsize2 %Img2Size%) +IF "%MeFwSelect%" == "0" (SET FitcKitFolder=FITC91&&SET MeFitcKitSelect=FITC_1_5.EXE&&SET MeFwBin=ME9.1_1.5M_Production.bin) +IF "%MeFwSelect%" == "1" (SET FitcKitFolder=FITC91&&SET MeFitcKitSelect=FITC_5.EXE&&SET MeFwBin=ME9.1_5M_Production.bin) +IF "%MeFwSelect%" == "2" (SET FitcKitFolder=FITC95&&SET MeFitcKitSelect=FITC_1_5.EXE&&SET MeFwBin=ME9.5_1.5M_Production.bin) +IF "%MeFwSelect%" == "3" (SET FitcKitFolder=FITC95&&SET MeFitcKitSelect=FITC_5.EXE&&SET MeFwBin=ME9.5_5M_Production.bin) +SET DestDir=%RomImagePath%\Build +SET DefDestDir=/d %DestDir% +SET WorkingDir=%RomImagePath%\%FitcKitFolder%\Working +SET DefWorkingDir=/w %WorkingDir% +SET SourceDir=%RomImagePath% +SET DefSourceDir=/s %SourceDir% +SET OutImgPath=/o $DestDir\OutImage.bin +SET OverrideBiosRom=/bios %BiosBin% +SET MEFITCKIT=%RomImagePath%\%FitcKitFolder%\%MeFitcKitSelect% +IF "%MeFwSku%" == "" GOTO MeImageBuild +SET GbEBin=NAHUM6_CLARKSVILLE_MOBILE_5.bin +SET CheckSkuForMB=QM87 HM87 HM86 SuperMobile +FOR %%I IN (%CheckSkuForMB%) DO IF %MeFwSku% == %%I SET GbEBin=NAHUM6_CLARKSVILLE_MOBILE_12.bin +SET CheckSkuForDT=Z87 Z85 Q87 H87 Q85 B85 H81 SuperDesktop +FOR %%I IN (%CheckSkuForDT%) DO IF %MeFwSku% == %%I SET GbEBin=NAHUM6_CLARKSVILLE_DESKTOP_12.bin +SET CheckSkuForWS=C222 C223 C224 C228 +FOR %%I IN (%CheckSkuForWS%) DO IF %MeFwSku% == %%I SET GbEBin=NAHUM6_CLARKSVILLE_DESKTOP_12.bin +SET CheckSkuForLPM=Premium Mainstream +FOR %%I IN (%CheckSkuForLPM%) DO IF %MeFwSku% == %%I SET GbEBin=NAHUM6_LP_CLARKVILLE_ULT_5.bin +SET OverrideGbEBin=/gbe %RomImagePath%\GbE\%GbEBin% +SET OverrideMeFwBin=/me %RomImagePath%\ME\%MeFwBin% +SET OverrideMeFwSku=/sku %MeFwSku% +GOTO MeImageBuild + +:FailEND +ECHO Build ME Sku=%MeFwSku% Fail. +ECHO Stting:RomImagePath=%RomImagePath% BiosBin=%BiosBin% MeProfile=%MeProfile% MeFwSelect=%MeFwSelect% ImgCount=%ImgCount% ImgSize1=%ImgSize1% ImgSize2=%ImgSize2% +ECHO %MEFITCKIT% %OutImgPath% /b %MeProfile% %OverrideBiosRom% %DefDestDir% %DefWorkingDir% %DefSourceDir% %OverrideMeFwBin% %OverrideMeFwSku% %OverrideGbEBin% %OverrideImgCount% %OverrideImg1Size% %OverrideImg2Size% +GOTO END + +:RomNameSet +SET RomSkue=_%BinName% + +IF "%BinName%" == "SuperDesktop" SET RomSkue=_SpDt +IF "%BinName%" == "SuperMobile" SET RomSkue=_SpMb +IF "%BinName%" == "Premium" SET RomSkue=_UltP +IF "%BinName%" == "Mainstream" SET RomSkue=_UltM + +FOR /F "skip=2 usebackq tokens=1,2,3,4-6" %%G IN ("%FITC_OUTIMAGE_MAP_FILE%") DO ( + if "%%J %%K %%L" EQU "Flash Image " ( + Set /a TOTAL_ROM_SIZE=0x%%I + ) +) +if %TOTAL_ROM_SIZE% LSS 1048576 ( + Set /a FileSize=%TOTAL_ROM_SIZE%/1024 + goto KBSize +) else ( + Set /a FileSize=%TOTAL_ROM_SIZE%/1024/1024 + goto MBSize +) + +:KBSize + Set RomSize=%FileSize%KB + goto RenameOutImage + +:MBSize + Set RomSize=%FileSize%MB + goto RenameOutImage + +:RenameOutImage +IF EXIST %DestDir%\OutImage(1).bin ren %DestDir%\OutImage(1).bin OutImage_1.bin +IF EXIST %DestDir%\OutImage(2).bin ren %DestDir%\OutImage(2).bin OutImage_2.bin +IF "%BinName%" == "" SET RomSkue=XmlCfg +GOTO ImageOutput + +:ImageOutput +IF EXIST %DestDir%\OutImage.bin ECHO Rom_%RomSize%%RomSkue%.bin && move /Y %DestDir%\OutImage.bin Rom_%RomSize%%RomSkue%.bin +IF EXIST %DestDir%\OutImage_1.bin ECHO Rom00%RomSkue%.bin && move /Y %DestDir%\OutImage_1.bin Rom00%RomSkue%.bin +IF EXIST %DestDir%\OutImage_2.bin ECHO Rom01%RomSkue%.bin && move /Y %DestDir%\OutImage_2.bin Rom01%RomSkue%.bin +echo Rom_%RomSize%%RomSkue%.bin>ForPfatName.txt +GOTO END + +:END +@ECHO ON
\ No newline at end of file diff --git a/RomImage/GbE/NAHUM6_CLARKSVILLE_B1_DESKTOP_0_1.bin b/RomImage/GbE/NAHUM6_CLARKSVILLE_B1_DESKTOP_0_1.bin Binary files differnew file mode 100644 index 0000000..5a98935 --- /dev/null +++ b/RomImage/GbE/NAHUM6_CLARKSVILLE_B1_DESKTOP_0_1.bin diff --git a/RomImage/GbE/NAHUM6_CLARKSVILLE_B1_MOBILE_0_1.bin b/RomImage/GbE/NAHUM6_CLARKSVILLE_B1_MOBILE_0_1.bin Binary files differnew file mode 100644 index 0000000..e707b03 --- /dev/null +++ b/RomImage/GbE/NAHUM6_CLARKSVILLE_B1_MOBILE_0_1.bin diff --git a/RomImage/GbE/NAHUM6_CLARKSVILLE_DESKTOP_12.bin b/RomImage/GbE/NAHUM6_CLARKSVILLE_DESKTOP_12.bin Binary files differnew file mode 100644 index 0000000..31c0fbf --- /dev/null +++ b/RomImage/GbE/NAHUM6_CLARKSVILLE_DESKTOP_12.bin diff --git a/RomImage/GbE/NAHUM6_CLARKSVILLE_DESKTOP_1_3.bin b/RomImage/GbE/NAHUM6_CLARKSVILLE_DESKTOP_1_3.bin Binary files differnew file mode 100644 index 0000000..91a6cf0 --- /dev/null +++ b/RomImage/GbE/NAHUM6_CLARKSVILLE_DESKTOP_1_3.bin diff --git a/RomImage/GbE/NAHUM6_CLARKSVILLE_MOBILE_12.bin b/RomImage/GbE/NAHUM6_CLARKSVILLE_MOBILE_12.bin Binary files differnew file mode 100644 index 0000000..d0f6d21 --- /dev/null +++ b/RomImage/GbE/NAHUM6_CLARKSVILLE_MOBILE_12.bin diff --git a/RomImage/GbE/NAHUM6_CLARKSVILLE_MOBILE_1_3.bin b/RomImage/GbE/NAHUM6_CLARKSVILLE_MOBILE_1_3.bin Binary files differnew file mode 100644 index 0000000..91b0261 --- /dev/null +++ b/RomImage/GbE/NAHUM6_CLARKSVILLE_MOBILE_1_3.bin diff --git a/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_5.bin b/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_5.bin Binary files differnew file mode 100644 index 0000000..6da367e --- /dev/null +++ b/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_5.bin diff --git a/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_6.bin b/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_6.bin Binary files differnew file mode 100644 index 0000000..965e287 --- /dev/null +++ b/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_6.bin diff --git a/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_7.bin b/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_7.bin Binary files differnew file mode 100644 index 0000000..9dd9c1c --- /dev/null +++ b/RomImage/GbE/NAHUM6_LP_CLARKVILLE_ULT_7.bin diff --git a/RomImage/ME/ME9.0_1.5M_Production.bin b/RomImage/ME/ME9.0_1.5M_Production.bin Binary files differnew file mode 100644 index 0000000..d078579 --- /dev/null +++ b/RomImage/ME/ME9.0_1.5M_Production.bin diff --git a/RomImage/ME/ME9.0_5M_Production.bin b/RomImage/ME/ME9.0_5M_Production.bin Binary files differnew file mode 100644 index 0000000..2d6b859 --- /dev/null +++ b/RomImage/ME/ME9.0_5M_Production.bin diff --git a/RomImage/ME/ME9.1_1.5M_Production.bin b/RomImage/ME/ME9.1_1.5M_Production.bin Binary files differnew file mode 100644 index 0000000..3be4c09 --- /dev/null +++ b/RomImage/ME/ME9.1_1.5M_Production.bin diff --git a/RomImage/ME/ME9.1_5M_Production.bin b/RomImage/ME/ME9.1_5M_Production.bin Binary files differnew file mode 100644 index 0000000..02be1ad --- /dev/null +++ b/RomImage/ME/ME9.1_5M_Production.bin diff --git a/RomImage/ME/ME9.5_1.5M_PreProduction.bin b/RomImage/ME/ME9.5_1.5M_PreProduction.bin Binary files differnew file mode 100644 index 0000000..896e934 --- /dev/null +++ b/RomImage/ME/ME9.5_1.5M_PreProduction.bin diff --git a/RomImage/ME/ME9.5_1.5M_Production.bin b/RomImage/ME/ME9.5_1.5M_Production.bin Binary files differnew file mode 100644 index 0000000..6acbe34 --- /dev/null +++ b/RomImage/ME/ME9.5_1.5M_Production.bin diff --git a/RomImage/ME/ME9.5_5M_PreProduction.bin b/RomImage/ME/ME9.5_5M_PreProduction.bin Binary files differnew file mode 100644 index 0000000..c50d7b7 --- /dev/null +++ b/RomImage/ME/ME9.5_5M_PreProduction.bin diff --git a/RomImage/ME/ME9.5_5M_Production.BIN b/RomImage/ME/ME9.5_5M_Production.BIN Binary files differnew file mode 100644 index 0000000..6a3237c --- /dev/null +++ b/RomImage/ME/ME9.5_5M_Production.BIN diff --git a/RomImage/ME_BIOS_Extension/Mebx.efi b/RomImage/ME_BIOS_Extension/Mebx.efi Binary files differnew file mode 100644 index 0000000..adbe571 --- /dev/null +++ b/RomImage/ME_BIOS_Extension/Mebx.efi diff --git a/RomImage/ME_BIOS_Extension/MebxSetupBrowser.efi b/RomImage/ME_BIOS_Extension/MebxSetupBrowser.efi Binary files differnew file mode 100644 index 0000000..eddb33c --- /dev/null +++ b/RomImage/ME_BIOS_Extension/MebxSetupBrowser.efi diff --git a/RomImage/ME_BIOS_Extension/MebxSetupBrowser_10.0.0.0007.efi b/RomImage/ME_BIOS_Extension/MebxSetupBrowser_10.0.0.0007.efi Binary files differnew file mode 100644 index 0000000..7cdbc9f --- /dev/null +++ b/RomImage/ME_BIOS_Extension/MebxSetupBrowser_10.0.0.0007.efi diff --git a/RomImage/ME_BIOS_Extension/Mebx_10.0.0.0007.efi b/RomImage/ME_BIOS_Extension/Mebx_10.0.0.0007.efi Binary files differnew file mode 100644 index 0000000..c802f54 --- /dev/null +++ b/RomImage/ME_BIOS_Extension/Mebx_10.0.0.0007.efi diff --git a/RomImage/ReleaseNotes.chm b/RomImage/ReleaseNotes.chm Binary files differnew file mode 100644 index 0000000..96ada65 --- /dev/null +++ b/RomImage/ReleaseNotes.chm diff --git a/RomImage/RomImage.cif b/RomImage/RomImage.cif new file mode 100644 index 0000000..430914c --- /dev/null +++ b/RomImage/RomImage.cif @@ -0,0 +1,52 @@ +<component> + name = "Rom Image" + category = eModule + LocalRoot = "RomImage\" + RefName = "Rom Image" +[files] +"ReleaseNotes.chm" +"RomImage.sdl" +"RomImage.mak" +"FitcBuild.bat" +"Fitc91\fitc_1_5.exe" +"Fitc91\fitc_5.exe" +"Fitc91\newfiletmpl.xml" +"Fitc91\vsccommn.bin" +"Fitc91\fitc.ini" +"Fitc95\fitc_1_5.exe" +"Fitc95\fitc_5.exe" +"Fitc95\newfiletmpl.xml" +"Fitc95\vsccommn.bin" +"Fitc95\fitc.ini" +"GbE\NAHUM6_CLARKSVILLE_DESKTOP_12.bin" +"GbE\NAHUM6_CLARKSVILLE_MOBILE_12.bin" +"GbE\NAHUM6_LP_CLARKVILLE_ULT_5.bin" +"GbE\NAHUM6_LP_CLARKVILLE_ULT_6.bin" +"GbE\NAHUM6_LP_CLARKVILLE_ULT_7.bin" +"GbE\NAHUM6_CLARKSVILLE_B1_DESKTOP_0_1.bin" +"GbE\NAHUM6_CLARKSVILLE_B1_MOBILE_0_1.bin" +"GbE\NAHUM6_CLARKSVILLE_DESKTOP_1_3.bin" +"GbE\NAHUM6_CLARKSVILLE_MOBILE_1_3.bin" +"ME\ME9.0_1.5M_Production.bin" +"ME\ME9.0_5M_Production.bin" +"ME\ME9.1_1.5M_Production.bin" +"ME\ME9.1_5M_Production.bin" +"ME\ME9.5_1.5M_Production.bin" +"ME\ME9.5_5M_Production.BIN" +"ME\ME9.5_1.5M_PreProduction.bin" +"ME\ME9.5_5M_PreProduction.bin" +"ME_BIOS_Extension\Mebx.efi" +"ME_BIOS_Extension\MebxSetupBrowser.efi" +"ME_BIOS_Extension\Mebx_10.0.0.0007.efi" +"ME_BIOS_Extension\MebxSetupBrowser_10.0.0.0007.efi" +"XmlFiles\WNC_HM87_8Mx2.xml" +"XmlFiles\HM86_8Mx2.xml" +"XmlFiles\HM87_8Mx2.xml" +"XmlFiles\QM87_8Mx2.xml" +"XmlFiles\H87_8Mx1.xml" +"XmlFiles\Q87_8Mx2.xml" +"XmlFiles\C226_8Mx2.xml" +"XmlFiles\ULT_ME_1_5.xml" +"XmlFiles\ULT_ME_5.xml" +"XmlFiles\ULT_FFRD_ME_1_5.xml" +<endComponent> diff --git a/RomImage/RomImage.mak b/RomImage/RomImage.mak new file mode 100644 index 0000000..15aaeec --- /dev/null +++ b/RomImage/RomImage.mak @@ -0,0 +1,65 @@ +#************************************************************************* +#************************************************************************* +#** ** +#** (C)Copyright 1985-2011, American Megatrends, Inc. ** +#** ** +#** All Rights Reserved. ** +#** ** +#** 5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093 ** +#** ** +#** Phone: (770)-246-8600 ** +#** ** +#************************************************************************* +#************************************************************************* + +#<AMI_FHDR_START> +#----------------------------------------------------------------------- +# +# Name: RomImage.mak +# +# Description: +# +#----------------------------------------------------------------------- +#<AMI_FHDR_END> + +!IFDEF ME_ROM_IMAGE_BUILD_SUPPORT +!IF $(ME_ROM_IMAGE_BUILD_SUPPORT) == 1 +END: BUILD_ME + +!IF "$(SecureMod_SUPPORT)"=="1" +BUILD_ME: $(FWCAPSULE_FILE_NAME) $(AMI_ROM) +!ELSE +BUILD_ME: $(AMI_ROM) +!ENDIF + @if exist Rom_*.bin @del /q Rom_*.bin + @if exist Rom00_*.bin @del /q Rom00_*.bin + @if exist Rom01_*.bin @del /q Rom01_*.bin + +!IFDEF PfatServices_SUPPORT +!IF $(PfatServices_SUPPORT) == 1 + @if exist AMIPFAT_*.bin @del /q AMIPFAT_*.bin + $(FITC_BUILD_PFAT_RULES) +!ELSE + $(FITC_BUILD_RULES) +!ENDIF +!ELSE + $(FITC_BUILD_RULES) +!ENDIF + +!ENDIF +!ENDIF + +#************************************************************************* +#************************************************************************* +#** ** +#** (C)Copyright 1985-2011, American Megatrends, Inc. ** +#** ** +#** All Rights Reserved. ** +#** ** +#** 5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093 ** +#** ** +#** Phone: (770)-246-8600 ** +#** ** +#************************************************************************* +#************************************************************************* + diff --git a/RomImage/RomImage.sdl b/RomImage/RomImage.sdl new file mode 100644 index 0000000..e32af63 --- /dev/null +++ b/RomImage/RomImage.sdl @@ -0,0 +1,588 @@ +TOKEN + Name = "ME_ROM_IMAGE_BUILD_SUPPORT" + Value = "1" + TokenType = Boolean + TargetMAK = Yes + Master = Yes +End + +TOKEN + Name = "SELECT_BUILD_PLATFORM" + Value = "2" + Help = "0:User define\1:Desktop\2:Mobile & ULT\3:WorkStation" + TokenType = Integer + TargetMAK = Yes + Range = "0-4" +End + +TOKEN + Name = " " + TokenType = Integer +End + +TOKEN + Name = "====== Desktop SKU Build ======" + TokenType = Expression +End + +TOKEN + Name = "Q87_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "1" +End + +TOKEN + Name = "Q87_SKU_BUILD_SET" + Value = "$(Me_Q87_Xml) 1 Q87" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:Z87_SKU, Z85_SKU, Q87_SKU, H87_SKU, Q85_SKU, B85_SKU, H81_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "Q87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(Q87_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "Q87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(Q87_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "Q87_SKU" "=" "1" +End + +TOKEN + Name = "Me_Q87_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\Q87_8Mx2.xml" + TokenType = File + TargetMAK = Yes + Token = "Q87_SKU" "=" "1" +End + +TOKEN + Name = "H87_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "1" +End + +TOKEN + Name = "H87_SKU_BUILD_SET" + Value = "$(Me_H87_Xml) 0 H87" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:Z87_SKU, Z85_SKU, Q87_SKU, H87_SKU, Q85_SKU, B85_SKU, H81_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "H87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(H87_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "H87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(H87_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "H87_SKU" "=" "1" +End + +TOKEN + Name = "Me_H87_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\H87_8Mx1.xml" + TokenType = File + TargetMAK = Yes + Token = "H87_SKU" "=" "1" +End + +TOKEN + Name = " " + TokenType = Integer +End + +TOKEN + Name = "====== Mobile SKU Build ======" + TokenType = Expression +End + +TOKEN + Name = "Lava Canyon FITC Settings - QM86" + TokenType = Integer +End + +TOKEN + Name = "HM86_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "2" + Token = "LVC_BOARD" "=" "1" +End + +TOKEN + Name = "HM86_SKU_BUILD_SET" + Value = "$(Me_HM86_Xml) 0 HM86 2" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:QM87_SKU, HM87_SKU, HM86_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "HM86_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(HM86_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "HM86_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(HM86_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "HM86_SKU" "=" "1" +End + +TOKEN + Name = "Me_HM86_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\HM86_8Mx2.xml" + TokenType = File + TargetMAK = Yes + Token = "HM86_SKU" "=" "1" +End + +TOKEN + Name = "QM87 Settings" + TokenType = Integer +End + +TOKEN + Name = "QM87_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "2" +End + +TOKEN + Name = "QM87_SKU_BUILD_SET" + Value = "$(Me_QM87_Xml) 1 QM87" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:QM87_SKU, HM87_SKU, HM86_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "QM87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(QM87_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "QM87_SKU" "=" "1" + +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(QM87_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "QM87_SKU" "=" "1" +End + +TOKEN + Name = "Me_QM87_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\QM87_8Mx2.xml" + TokenType = File + TargetMAK = Yes + Token = "QM87_SKU" "=" "1" +End + +TOKEN + Name = "HM87 Settings" + TokenType = Integer +End + +TOKEN + Name = "HM87_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "2" +End + +TOKEN + Name = "HM87_SKU_BUILD_SET" + Value = "$(Me_HM87_Xml) 0 HM87" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:QM87_SKU, HM87_SKU, HM86_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "HM87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(HM87_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "HM87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(HM87_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "HM87_SKU" "=" "1" +End + +TOKEN + Name = "Me_HM87_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\HM87_8Mx2.xml" + TokenType = File + TargetMAK = Yes + Token = "HM87_SKU" "=" "1" +End + +TOKEN + Name = "WNC Board Settings" + TokenType = Integer +End + +TOKEN + Name = "WNC_HM87_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "2" + Token = "WNC_BOARD" "=" "1" +End + +TOKEN + Name = "WNC_HM87_SKU_BUILD_SET" + Value = "$(Me_WNC_HM87_Xml) 0 WNC_HM87" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:QM87_SKU, HM87_SKU, WNC_HM87_SKU, HM86_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "WNC_HM87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(WNC_HM87_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "WNC_HM87_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(WNC_HM87_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "WNC_HM87_SKU" "=" "1" +End + +TOKEN + Name = "Me_WNC_HM87_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\WNC_HM87_8Mx2.xml" + TokenType = File + TargetMAK = Yes + Token = "WNC_HM87_SKU" "=" "1" +End + +TOKEN + Name = " " + TokenType = Integer +End + +TOKEN + Name = "====== WorkStation SKU Build ======" + TokenType = Expression +End + +TOKEN + Name = "C226_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "3" +End + +TOKEN + Name = "C226_SKU_BUILD_SET" + Value = "$(Me_C226_Xml) 1 C226" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:C222_SKU, C223_SKU, C224_SKU, C226_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "C226_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(C226_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "C226_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(C226_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "C226_SKU" "=" "1" +End + +TOKEN + Name = "Me_C226_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\C226_8Mx2.xml" + TokenType = File + TargetMAK = Yes + Token = "C226_SKU" "=" "1" +End + +TOKEN + Name = " " + TokenType = Integer +End + +TOKEN + Name = "====== ULT SKU Build ======" + TokenType = Expression +End + +TOKEN + Name = "ULT_ME_1_5_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "2" +End + +TOKEN + Name = "ULT_ME_1_5_SKU_BUILD_SET" + Value = "$(Me_1_5_ULT_Xml) 2 ULT_ME_1_5" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <SkuName>." + TokenType = Expression + TargetMAK = Yes + Token = "ULT_ME_1_5_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(ULT_ME_1_5_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "ULT_ME_1_5_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(ULT_ME_1_5_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "ULT_ME_1_5_SKU" "=" "1" +End + +TOKEN + Name = "Me_1_5_ULT_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\ULT_ME_1_5.xml" + TokenType = File + TargetMAK = Yes + Token = "ULT_ME_1_5_SKU" "=" "1" +End + +TOKEN + Name = "ULT_ME_5_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "2" +End + +TOKEN + Name = "ULT_ME_5_SKU_BUILD_SET" + Value = "$(Me_5_ULT_Xml) 3 ULT_ME_5" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <MeFwSku> <FlashCount> <FlashSize1> <FlashSize2>\<MeFwSelect>:0 = 1.5MB ME Firmware, 1 = 5MB ME Firmware.\<MeFwSku>:QM87_SKU, HM87_SKU, HM86_SKU.\<MeFwSku>:Use Xml file need give a name, this name do not use XXXX_SKU.\<FlashCount>:1 = One image, 2 = Two image.\<FlashSize1>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB.\<FlashSize2>:0=512KB,1=1MB,2=2MB,3=4MB,4=8MB,5=16MB." + TokenType = Expression + TargetMAK = Yes + Token = "ULT_ME_5_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(ULT_ME_5_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "ULT_ME_5_SKU" "=" "1" + +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(ULT_ME_5_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "ULT_ME_5_SKU" "=" "1" +End + +TOKEN + Name = "Me_5_ULT_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\ULT_ME_5.xml" + TokenType = File + TargetMAK = Yes + Token = "ULT_ME_5_SKU" "=" "1" +End + +TOKEN + Name = "ULT_FFDR_ME_1_5_SKU" + Value = "1" + Help = "On/Off build this image." + TokenType = Boolean + TargetMAK = Yes + Token = "SELECT_BUILD_PLATFORM" "=" "2" + Token = "BHB_BOARD" "=" "1" +End + +TOKEN + Name = "ULT_ME_1_5_FFRD_SKU_BUILD_SET" + Value = "$(Me_1_5_FFDR_ULT_Xml) 2 ULT_FFRD_ME_1_5" + Help = "FitcBuild <MeXmlFile> <MeFwSelect> <SkuName>." + TokenType = Expression + TargetMAK = Yes + Token = "ULT_FFDR_ME_1_5_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(ULT_ME_1_5_FFRD_SKU_BUILD_SET)" + Parent = "FITC_BUILD_RULES" + InvokeOrder = AfterParent + Token = "ULT_FFDR_ME_1_5_SKU" "=" "1" +End + +ELINK + Name = "&& $(FITC_BUILD_SET) $(ULT_ME_1_5_FFRD_SKU_BUILD_SET) && $(BUILD_PSL_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = AfterParent + Token = "ULT_FFDR_ME_1_5_SKU" "=" "1" +End + +TOKEN + Name = "Me_1_5_FFDR_ULT_Xml" + Value = "$(ROM_IMAGE_DIR)\\XmlFiles\\ULT_FFRD_ME_1_5.xml" + TokenType = File + TargetMAK = Yes + Token = "ULT_FFDR_ME_1_5_SKU" "=" "1" +End + +TOKEN + Name = " " + TokenType = Integer +End + +TOKEN + Name = "====== ME BIOS Extension ======" + TokenType = Expression +End + +TOKEN + Name = "ROMIMAGE_PRIVATE_MEBX" + Value = "1" + Help = "On/Off Use ROM Image provide MEBX." + TokenType = Boolean + TargetMAK = Yes +End + +TOKEN + Name = "EFIMebx_FILE_PATH" + Value = "$(ROM_IMAGE_DIR)\ME_BIOS_Extension\Mebx.efi" + TokenType = Expression + TargetMAK = Yes + Help = "Mebx File name and path" + Token = "ROMIMAGE_PRIVATE_MEBX" "=" "1" + Token = "EFIMebx_SUPPORT" "=" "1" +End + +TOKEN + Name = "EFIMebxSetup_FILE_PATH" + Value = "$(ROM_IMAGE_DIR)\ME_BIOS_Extension\MebxSetupBrowser.efi" + TokenType = Expression + TargetMAK = Yes + Help = "Mebx Setup Browser File name and path" + Token = "ROMIMAGE_PRIVATE_MEBX" "=" "1" + Token = "MebxSetupBrowser_SUPPORT" "=" "1" +End + +TOKEN + Name = " " + TokenType = Integer +End + +TOKEN + Name = "====== Fitc Build Configuration ======" + TokenType = Expression +End + +PATH + Name = "ROM_IMAGE_DIR" +End + +ELINK + Name = "FITC_BUILD_RULES" + InvokeOrder = ReplaceParent +End + +ELINK + Name = "@ECHO ====== ROM Image Fitc Build Start ======" + Parent = "FITC_BUILD_RULES" + InvokeOrder = BeforeParent +End + +ELINK + Name = "FITC_BUILD_PFAT_RULES" + InvokeOrder = ReplaceParent +End + +ELINK + Name = "@ECHO ====== ROM Image Build Fitc and PFAT ROM Start ======" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = BeforeParent +End + +ELINK + Name = "&& $(BUILD_BIOS_MAP_SET)" + Parent = "FITC_BUILD_PFAT_RULES" + InvokeOrder = BeforeParent +End + +TOKEN + Name = "FITC_BUILD_BATCH" + Value = "$(ROM_IMAGE_DIR)\\FitcBuild.bat" + TokenType = Expression + TargetMAK = Yes +End + +TOKEN + Name = "FITC_OUTIMAGE_MAP_FILE" + Value = "$(ROM_IMAGE_DIR)\Build\OutImage.map" + TokenType = Expression + TargetMAK = Yes +End + +TOKEN + Name = "FITC_BUILD_SET" + Value = "$(FITC_BUILD_BATCH) $(ROM_IMAGE_DIR) $(AMI_ROM) $(FITC_OUTIMAGE_MAP_FILE)" + TokenType = Expression + TargetMAK = Yes +End + +MODULE + Help = "Includes RomImage to Project" + File = "RomImage.mak" +End + diff --git a/RomImage/XmlFiles/C226_8Mx2.xml b/RomImage/XmlFiles/C226_8Mx2.xml new file mode 100644 index 0000000..dfa760a --- /dev/null +++ b/RomImage/XmlFiles/C226_8Mx2.xml @@ -0,0 +1,764 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="C226"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0x0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0x0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0x0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0x0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0x0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0x0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0x0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0x0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI (50MHz supported only on C610). This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="010: Port 3" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <DmiLaneReversal value="false" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to USB3 Port 2" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well."/> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to USB3 Port 3" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well."/> + <SataPort4PciePort1Mode value="Assigned based on the native mode of GPIO16 pin." value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\bios\hsw_lpt_v86_release.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\gbe\nahum6_clarksville_desktop_1_3.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="13" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="4" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\me\me9.1_5m_production.bin" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="0x0082 TAYLOR" value_list="0x088E JACKSON,,0x0087 KILMER,,0x422B PUMA,,0x08B1 WILKINS,,0x0082 TAYLOR" edit="true" visible="true" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="0x01 EN" value_list="0x02 FR,,0x03 GER,,0x04 CH,,0x05 JPN,,0x06 RUS,,0x07 ITA,,0x08 ESP,,0x09 PTB,,0x0A KOR,,0x0B CHS,,0x0C ARA,,0x0D CZE,,0x0E DAN,,0x0F GRE,,0x10 FIN,,0x11 HEB,,0x12 HUN,,0x13 DUT,,0x14 NOR,,0x15 POL,,0x16 POR,,0x17 SLK,,0x18 SLV,,0x19 SWE,,0x1A THA,,0x1B TUR,,0x01 EN" edit="true" visible="true" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x80" value_list="0x80,,0x82,,0x83,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="true" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="EMULATE Intel (R) vPro (TM) capable Processor" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="true" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="1" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="true" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="false" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="false" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xFFFFFFCD"/> + <SECURITY1 value="0xFFFFF9FF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000F2"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x070F7F99"/> + <MODDIV_FB value="0x00000134"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000021"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x0000005C"/> + <SFR0 value="0x00020301"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x00000000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x00000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x00000000"/> + <CMNRSTFSM value="0x00001D4C"/> + <SSCDIVINTPHASE_DCLK135 value="0x00000024"/> + <SSCDITHPHASE_DCLK135 value="0x00000000"/> + <SSCTRIPARAM_DCLK135 value="0x27708028"/> + <SSCCTL_DCLK135 value="0x00000001"/> + <SSCAUXDIV_DCLK135 value="0x00000021"/> + <SSCMISC_DCLK135 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLK135 value="0x000029C5"/> + <SSCRSVD_DCLK135 value="0x00000000"/> + <SSCANACTL_DCLK135 value="0xFA8F61FF"/> + <SSCRSTFSM_DCLK135 value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLK135 value="0x00000000"/> + <SSCDFXPHSPLN1_DCLK135 value="0x00000000"/> + <SSCDFXMISC0_DCLK135 value="0x02000000"/> + <SSCDFXMISC1_DCLK135 value="0x00000000"/> + <SSCDFXMON_DCLK135 value="0x00000000"/> + <SSCDFXMISR0_DCLK135 value="0x00400001"/> + <SSCDFXMISR1_DCLK135 value="0x00000000"/> + <SSCDFXCNT_DCLK135 value="0x00000000"/> + <SSCVISA0_DCLK135 value="0x00000000"/> + <SSCVISA1_DCLK135 value="0x00000000"/> + <SSCVISA2_DCLK135 value="0x00000000"/> + <SSCDIVINTPHASE_DMI100 value="0x00000032"/> + <SSCDITHPHASE_DMI100 value="0x00000000"/> + <SSCTRIPARAM_DMI100 value="0x12404038"/> + <SSCCTL_DMI100 value="0x00000001"/> + <SSCAUXDIV_DMI100 value="0x00000029"/> + <SSCMISC_DMI100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DMI100 value="0x000029C5"/> + <SSCRSVD_DMI100 value="0x00000000"/> + <SSCANACTL_DMI100 value="0x3B8F616F"/> + <SSCRSTFSM_DMI100 value="0x004D0012"/> + <SSCDFXPHSPLN0_DMI100 value="0x00000000"/> + <SSCDFXPHSPLN1_DMI100 value="0x00000000"/> + <SSCDFXMISC0_DMI100 value="0x02000000"/> + <SSCDFXMISC1_DMI100 value="0x00000000"/> + <SSCDFXMON_DMI100 value="0x00000000"/> + <SSCDFXMISR0_DMI100 value="0x00400001"/> + <SSCDFXMISR1_DMI100 value="0x00000000"/> + <SSCDFXCNT_DMI100 value="0x00000000"/> + <SSCVISA0_DMI100 value="0x00000000"/> + <SSCVISA1_DMI100 value="0x00000000"/> + <SSCVISA2_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000032"/> + <SSCDITHPHASE_PCHCIE100 value="0x00000000"/> + <SSCTRIPARAM_PCHPCIE100 value="0x12404038"/> + <SSCCTL_PCHPCIE100 value="0x00000000"/> + <SSCAUXDIV_PCHPCIE100 value="0x00000029"/> + <SSCMISC_PCHPCIE100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_PCHPCIE100 value="0x000029C5"/> + <SSCRSVD_PCHPCIE100 value="0x00000000"/> + <SSCANACTL_PCHPCIE100 value="0xFA8F61FF"/> + <SSCRSTFSM_PCHPCIE100 value="0x004D0012"/> + <SSCDFXPHSPLN0_PCHPCIE100 value="0x00000000"/> + <SSCDFXPHSPLN1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISC0_PCHPCIE100 value="0x02000000"/> + <SSCDFXMISC1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMON_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISR0_PCHPCIE100 value="0x00400001"/> + <SSCDFXMISR1_PCHPCIE100 value="0x00000000"/> + <SSCDFXCNT_PCHPCIE100 value="0x00000000"/> + <SSCVISA0_PCHPCIE100 value="0x00000000"/> + <SSCVISA1_PCHPCIE100 value="0x00000000"/> + <SSCVISA2_PCHPCIE100 value="0x00000000"/> + <SSCDIVINTPHASE_DCLKBEND value="0x00000024"/> + <SSCDITHPHASE_DCLKBEND value="0x00000000"/> + <SSCTRIPARAM_DCLKBEND value="0x27708028"/> + <SSCCTL_DCLKBEND value="0x00000109"/> + <SSCAUXDIV_DCLKBEND value="0x00000021"/> + <SSCMISC_DCLKBEND value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLKBEND value="0x000029C5"/> + <SSCRSVD_DCLKBEND value="0x00000000"/> + <SSCANACTL_DCLKBEND value="0xFA8F61FF"/> + <SSCRSTFSM_DCLKBEND value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLKBEND value="0x00000000"/> + <SSCDFXPHSPLN1_DCLKBEND value="0x00000000"/> + <SSCDFXMISC0_DCLKBEND value="0x02000000"/> + <SSCDFXMISC1_DCLKBEND value="0x00000000"/> + <SSCDFXMON_DCLKBEND value="0x00000000"/> + <SSCDFXMISR0_DCLKBEND value="0x00400001"/> + <SSCDFXMISR1_DCLKBEND value="0x00000000"/> + <SSCDFXCNT_DCLKBEND value="0x00000000"/> + <SSCVISA0_DCLKBEND value="0x00000000"/> + <SSCVISA1_DCLKBEND value="0x00000000"/> + <SSCVISA2_DCLKBEND value="0x00000000"/> + <SSCDIVINTPHASE_VGACLK value="0x00000024"/> + <SSCDITHPHASE_VGACLK value="0x00000000"/> + <SSCTRIPARAM_VGACLK value="0x27708028"/> + <SSCCTL_VGACLK value="0x00000009"/> + <SSCAUXDIV_VGACLK value="0x00000021"/> + <SSCMISC_VGACLK value="0x00000000"/> + <SSCTRIPARAMEXTRA_VGACLK value="0x000029C5"/> + <SSCRSVD_VGACLK value="0x00000000"/> + <SSCANACTL_VGACLK value="0x3B8F616F"/> + <SSCRSTFSM_VGACLK value="0x004D0012"/> + <SSCDFXPHSPLN0_VGACLK value="0x00000000"/> + <SSCDFXPHSPLN1_VGACLK value="0x00000000"/> + <SSCDFXMISC0_VGACLK value="0x02000000"/> + <SSCDFXMISC1_VGACLK value="0x00000000"/> + <SSCDFXMON_VGACLK value="0x00000000"/> + <SSCDFXMISR0_VGACLK value="0x00400001"/> + <SSCDFXMISR1_VGACLK value="0x00000000"/> + <SSCDFXCNT_VGACLK value="0x00000000"/> + <SSCVISA0_VGACLK value="0x00000000"/> + <SSCVISA1_VGACLK value="0x00000000"/> + <SSCVISA2_VGACLK value="0x00000000"/> + <SSCDIVINTPHASE_USB96 value="0x00000834"/> + <SSCDITHPHASE_USB96 value="0x00000000"/> + <SSCTRIPARAM_USB96 value="0x12700000"/> + <SSCCTL_USB96 value="0x00000008"/> + <SSCAUXDIV_USB96 value="0x00000021"/> + <SSCMISC_USB96 value="0x00000000"/> + <SSCTRIPARAMEXTRA_USB96 value="0x000029C5"/> + <SSCRSVD_USB96 value="0x00000000"/> + <SSCANACTL_USB96 value="0xFA8F61FF"/> + <SSCRSTFSM_USB96 value="0x004D0012"/> + <SSCDFXPHSPLN0_USB96 value="0x00000000"/> + <SSCDFXPHSPLN1_USB96 value="0x00000000"/> + <SSCDFXMISC0_USB96 value="0x02000000"/> + <SSCDFXMISC1_USB96 value="0x00000000"/> + <SSCDFXMON_USB96 value="0x00000000"/> + <SSCDFXMISR0_USB96 value="0x00400001"/> + <SSCDFXMISR1_USB96 value="0x00000000"/> + <SSCDFXCNT_USB96 value="0x00000000"/> + <SSCVISA0_USB96 value="0x00000000"/> + <SSCVISA1_USB96 value="0x00000000"/> + <SSCVISA2_USB96 value="0x00000000"/> + <SSCDIVINTPHASE_REF14 value="0x000012B8"/> + <SSCDITHPHASE_REF14 value="0x24489123"/> + <SSCTRIPARAM_REF14 value="0x12700000"/> + <SSCCTL_REF14 value="0x00000008"/> + <SSCAUXDIV_REF14 value="0x00000031"/> + <SSCMISC_REF14 value="0x00000000"/> + <SSCTRIPARAMEXTRA_REF14 value="0x000029C5"/> + <SSCRSVD_REF14 value="0x00000000"/> + <SSCANACTL_REF14 value="0x3B8F616F"/> + <SSCRSTFSM_REF14 value="0x004D0012"/> + <SSCDFXPHSPLN0_REF14 value="0x00000000"/> + <SSCDFXPHSPLN1_REF14 value="0x00000000"/> + <SSCDFXMISC0_REF14 value="0x02000000"/> + <SSCDFXMISC1_REF14 value="0x00000000"/> + <SSCDFXMON_REF14 value="0x00000000"/> + <SSCDFXMISR0_REF14 value="0x00400001"/> + <SSCDFXMISR1_REF14 value="0x00000000"/> + <SSCDFXCNT_REF14 value="0x00000000"/> + <SSCVISA0_REF14 value="0x00000000"/> + <SSCVISA1_REF14 value="0x00000000"/> + <SSCVISA2_REF14 value="0x00000000"/> + <SSCDIVINTPHASE_27S value="0x00000024"/> + <SSCDITHPHASE_27S value="0x00000000"/> + <SSCTRIPARAM_27S value="0x12700000"/> + <SSCCTL_27S value="0x00000001"/> + <SSCAUXDIV_27S value="0x00000029"/> + <SSCMISC_27S value="0x00000000"/> + <SSCTRIPARAMEXTRA_27S value="0x000029C5"/> + <SSCRSVD_27S value="0x00000000"/> + <SSCANACTL_27S value="0x0A8F61FD"/> + <SSCRSTFSM_27S value="0x004D0012"/> + <SSCDFXPHSPLN0_27S value="0x00000000"/> + <SSCDFXPHSPLN1_27S value="0x00000000"/> + <SSCDFXMISC0_27S value="0x02000000"/> + <SSCDFXMISC1_27S value="0x00000000"/> + <SSCDFXMON_27S value="0x00000000"/> + <SSCDFXMISR0_27S value="0x00400001"/> + <SSCDFXMISR1_27S value="0x00000000"/> + <SSCDFXCNT_27S value="0x00000000"/> + <SSCVISA0_27S value="0x00000000"/> + <SSCVISA1_27S value="0x00000000"/> + <SSCVISA2_27S value="0x00000000"/> + <DIV0_27NS value="0x20428417"/> + <DIV1_27S value="0x200A8103"/> + <DIV_PCI33 value="0x00030203"/> + <DIV_FLEX4824 value="0x00030103"/> + <DIV_MECLK value="0x00220905"/> + <DIV_VECLK value="0x00228203"/> + <DBUFF0_CLKOUT_ITPXDP value="0x00000F01"/> + <DBUFF1_CLKOUT_ITPXDP value="0x7F07070F"/> + <DBUFF0_CLKOUT_DMI value="0x00000F01"/> + <DBUFF1_CLKOUT_DMI value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC0 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC0 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC1 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC1 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC2 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC2 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC3 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC3 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC4 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC4 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC5 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC5 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC6 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC6 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC7 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC7 value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGA value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGA value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGB value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGB value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_SSC value="0x00000F00"/> + <DBUFF1_CLKOUT_DP_SSC value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_NSSC value="0x00000F01"/> + <DBUFF1_CLKOUT_DP_NSSC value="0x7F07070F"/> + <ICCMTR value="0x00000000"/> + <OCKEN value="0x7DFF0F8F"/> + <MDYNCTL value="0x00000000"/> + <RSVD_0C value="0x00000000"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBEN value="0x00000F8F"/> + <SEFLXBP value="0x00009999"/> + <SEPCICLKBP value="0x00099999"/> + <RSVD_2C value="0x00000000"/> + <RSVD_30 value="0x00000000"/> + <RSVD_34 value="0x00000000"/> + <RSVD_38 value="0x00000000"/> + <RSVD_3C value="0x00000000"/> + <DCOSS value="0x00000400"/> + <SECOSS value="0x00002516"/> + <MCSS value="0x00000001"/> + <PLLRCS value="0x00011114"/> + <RSVD_50 value="0x00000000"/> + <RSVD_54 value="0x00000000"/> + <RSVD_58 value="0x00000000"/> + <RSVD_5C value="0x00000000"/> + <ICCCTL value="0x00000018"/> + <ICC_SPARE value="0x00000000"/> + <PMPCI value="0x00000000"/> + <PM1SRCCLK value="0x76543210"/> + <PM2SRCCLK value="0x00000098"/> + <ICCSFBV value="0x00000000"/> + <ICCSSBV value="0x00000002"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000000001B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="4" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="5" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="6" value="0x0000000001C20E10"/> + <ClkRangeDefRecord clock="7" value="0x0000000001E48F24"/> + <ClkRangeDefRecord clock="8" value="0x0000000001400A00"/> + <ClkEnMasks value="0x000000000DFF0F8F"/> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80"/> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433"/> + <SSCCTL_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/H87_8Mx1.xml b/RomImage/XmlFiles/H87_8Mx1.xml new file mode 100644 index 0000000..2703248 --- /dev/null +++ b/RomImage/XmlFiles/H87_8Mx1.xml @@ -0,0 +1,764 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="H87"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="1" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="false" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0x0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0x0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0x0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0x0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0x0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0x0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0x0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0x0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI (50MHz supported only on C610). This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="010: Port 3" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <DmiLaneReversal value="false" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to USB3 Port 2" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well."/> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to USB3 Port 3" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well."/> + <SataPort4PciePort1Mode value="Assigned based on the native mode of GPIO16 pin." value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\bios\hsw_lpt_v86_release.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\gbe\nahum6_clarksville_desktop_1_3.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="13" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="4" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\me\me9.1_1.5m_production.bin" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x80" value_list="0x80,,0x82,,0x83,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="true" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="EMULATE Intel (R) vPro (TM) capable Processor" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="true" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="false" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="false" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xFFFFFFCD"/> + <SECURITY1 value="0xFFFFF9FF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000F2"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x070F7F99"/> + <MODDIV_FB value="0x00000134"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000021"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x0000005C"/> + <SFR0 value="0x00020301"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x00000000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x00000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x00000000"/> + <CMNRSTFSM value="0x00001D4C"/> + <SSCDIVINTPHASE_DCLK135 value="0x00000024"/> + <SSCDITHPHASE_DCLK135 value="0x00000000"/> + <SSCTRIPARAM_DCLK135 value="0x27708028"/> + <SSCCTL_DCLK135 value="0x00000001"/> + <SSCAUXDIV_DCLK135 value="0x00000021"/> + <SSCMISC_DCLK135 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLK135 value="0x000029C5"/> + <SSCRSVD_DCLK135 value="0x00000000"/> + <SSCANACTL_DCLK135 value="0xFA8F61FF"/> + <SSCRSTFSM_DCLK135 value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLK135 value="0x00000000"/> + <SSCDFXPHSPLN1_DCLK135 value="0x00000000"/> + <SSCDFXMISC0_DCLK135 value="0x02000000"/> + <SSCDFXMISC1_DCLK135 value="0x00000000"/> + <SSCDFXMON_DCLK135 value="0x00000000"/> + <SSCDFXMISR0_DCLK135 value="0x00400001"/> + <SSCDFXMISR1_DCLK135 value="0x00000000"/> + <SSCDFXCNT_DCLK135 value="0x00000000"/> + <SSCVISA0_DCLK135 value="0x00000000"/> + <SSCVISA1_DCLK135 value="0x00000000"/> + <SSCVISA2_DCLK135 value="0x00000000"/> + <SSCDIVINTPHASE_DMI100 value="0x00000032"/> + <SSCDITHPHASE_DMI100 value="0x00000000"/> + <SSCTRIPARAM_DMI100 value="0x12404038"/> + <SSCCTL_DMI100 value="0x00000001"/> + <SSCAUXDIV_DMI100 value="0x00000029"/> + <SSCMISC_DMI100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DMI100 value="0x000029C5"/> + <SSCRSVD_DMI100 value="0x00000000"/> + <SSCANACTL_DMI100 value="0x3B8F616F"/> + <SSCRSTFSM_DMI100 value="0x004D0012"/> + <SSCDFXPHSPLN0_DMI100 value="0x00000000"/> + <SSCDFXPHSPLN1_DMI100 value="0x00000000"/> + <SSCDFXMISC0_DMI100 value="0x02000000"/> + <SSCDFXMISC1_DMI100 value="0x00000000"/> + <SSCDFXMON_DMI100 value="0x00000000"/> + <SSCDFXMISR0_DMI100 value="0x00400001"/> + <SSCDFXMISR1_DMI100 value="0x00000000"/> + <SSCDFXCNT_DMI100 value="0x00000000"/> + <SSCVISA0_DMI100 value="0x00000000"/> + <SSCVISA1_DMI100 value="0x00000000"/> + <SSCVISA2_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000032"/> + <SSCDITHPHASE_PCHCIE100 value="0x00000000"/> + <SSCTRIPARAM_PCHPCIE100 value="0x12404038"/> + <SSCCTL_PCHPCIE100 value="0x00000000"/> + <SSCAUXDIV_PCHPCIE100 value="0x00000029"/> + <SSCMISC_PCHPCIE100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_PCHPCIE100 value="0x000029C5"/> + <SSCRSVD_PCHPCIE100 value="0x00000000"/> + <SSCANACTL_PCHPCIE100 value="0xFA8F61FF"/> + <SSCRSTFSM_PCHPCIE100 value="0x004D0012"/> + <SSCDFXPHSPLN0_PCHPCIE100 value="0x00000000"/> + <SSCDFXPHSPLN1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISC0_PCHPCIE100 value="0x02000000"/> + <SSCDFXMISC1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMON_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISR0_PCHPCIE100 value="0x00400001"/> + <SSCDFXMISR1_PCHPCIE100 value="0x00000000"/> + <SSCDFXCNT_PCHPCIE100 value="0x00000000"/> + <SSCVISA0_PCHPCIE100 value="0x00000000"/> + <SSCVISA1_PCHPCIE100 value="0x00000000"/> + <SSCVISA2_PCHPCIE100 value="0x00000000"/> + <SSCDIVINTPHASE_DCLKBEND value="0x00000024"/> + <SSCDITHPHASE_DCLKBEND value="0x00000000"/> + <SSCTRIPARAM_DCLKBEND value="0x27708028"/> + <SSCCTL_DCLKBEND value="0x00000109"/> + <SSCAUXDIV_DCLKBEND value="0x00000021"/> + <SSCMISC_DCLKBEND value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLKBEND value="0x000029C5"/> + <SSCRSVD_DCLKBEND value="0x00000000"/> + <SSCANACTL_DCLKBEND value="0xFA8F61FF"/> + <SSCRSTFSM_DCLKBEND value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLKBEND value="0x00000000"/> + <SSCDFXPHSPLN1_DCLKBEND value="0x00000000"/> + <SSCDFXMISC0_DCLKBEND value="0x02000000"/> + <SSCDFXMISC1_DCLKBEND value="0x00000000"/> + <SSCDFXMON_DCLKBEND value="0x00000000"/> + <SSCDFXMISR0_DCLKBEND value="0x00400001"/> + <SSCDFXMISR1_DCLKBEND value="0x00000000"/> + <SSCDFXCNT_DCLKBEND value="0x00000000"/> + <SSCVISA0_DCLKBEND value="0x00000000"/> + <SSCVISA1_DCLKBEND value="0x00000000"/> + <SSCVISA2_DCLKBEND value="0x00000000"/> + <SSCDIVINTPHASE_VGACLK value="0x00000024"/> + <SSCDITHPHASE_VGACLK value="0x00000000"/> + <SSCTRIPARAM_VGACLK value="0x27708028"/> + <SSCCTL_VGACLK value="0x00000009"/> + <SSCAUXDIV_VGACLK value="0x00000021"/> + <SSCMISC_VGACLK value="0x00000000"/> + <SSCTRIPARAMEXTRA_VGACLK value="0x000029C5"/> + <SSCRSVD_VGACLK value="0x00000000"/> + <SSCANACTL_VGACLK value="0x3B8F616F"/> + <SSCRSTFSM_VGACLK value="0x004D0012"/> + <SSCDFXPHSPLN0_VGACLK value="0x00000000"/> + <SSCDFXPHSPLN1_VGACLK value="0x00000000"/> + <SSCDFXMISC0_VGACLK value="0x02000000"/> + <SSCDFXMISC1_VGACLK value="0x00000000"/> + <SSCDFXMON_VGACLK value="0x00000000"/> + <SSCDFXMISR0_VGACLK value="0x00400001"/> + <SSCDFXMISR1_VGACLK value="0x00000000"/> + <SSCDFXCNT_VGACLK value="0x00000000"/> + <SSCVISA0_VGACLK value="0x00000000"/> + <SSCVISA1_VGACLK value="0x00000000"/> + <SSCVISA2_VGACLK value="0x00000000"/> + <SSCDIVINTPHASE_USB96 value="0x00000834"/> + <SSCDITHPHASE_USB96 value="0x00000000"/> + <SSCTRIPARAM_USB96 value="0x12700000"/> + <SSCCTL_USB96 value="0x00000008"/> + <SSCAUXDIV_USB96 value="0x00000021"/> + <SSCMISC_USB96 value="0x00000000"/> + <SSCTRIPARAMEXTRA_USB96 value="0x000029C5"/> + <SSCRSVD_USB96 value="0x00000000"/> + <SSCANACTL_USB96 value="0xFA8F61FF"/> + <SSCRSTFSM_USB96 value="0x004D0012"/> + <SSCDFXPHSPLN0_USB96 value="0x00000000"/> + <SSCDFXPHSPLN1_USB96 value="0x00000000"/> + <SSCDFXMISC0_USB96 value="0x02000000"/> + <SSCDFXMISC1_USB96 value="0x00000000"/> + <SSCDFXMON_USB96 value="0x00000000"/> + <SSCDFXMISR0_USB96 value="0x00400001"/> + <SSCDFXMISR1_USB96 value="0x00000000"/> + <SSCDFXCNT_USB96 value="0x00000000"/> + <SSCVISA0_USB96 value="0x00000000"/> + <SSCVISA1_USB96 value="0x00000000"/> + <SSCVISA2_USB96 value="0x00000000"/> + <SSCDIVINTPHASE_REF14 value="0x000012B8"/> + <SSCDITHPHASE_REF14 value="0x24489123"/> + <SSCTRIPARAM_REF14 value="0x12700000"/> + <SSCCTL_REF14 value="0x00000008"/> + <SSCAUXDIV_REF14 value="0x00000031"/> + <SSCMISC_REF14 value="0x00000000"/> + <SSCTRIPARAMEXTRA_REF14 value="0x000029C5"/> + <SSCRSVD_REF14 value="0x00000000"/> + <SSCANACTL_REF14 value="0x3B8F616F"/> + <SSCRSTFSM_REF14 value="0x004D0012"/> + <SSCDFXPHSPLN0_REF14 value="0x00000000"/> + <SSCDFXPHSPLN1_REF14 value="0x00000000"/> + <SSCDFXMISC0_REF14 value="0x02000000"/> + <SSCDFXMISC1_REF14 value="0x00000000"/> + <SSCDFXMON_REF14 value="0x00000000"/> + <SSCDFXMISR0_REF14 value="0x00400001"/> + <SSCDFXMISR1_REF14 value="0x00000000"/> + <SSCDFXCNT_REF14 value="0x00000000"/> + <SSCVISA0_REF14 value="0x00000000"/> + <SSCVISA1_REF14 value="0x00000000"/> + <SSCVISA2_REF14 value="0x00000000"/> + <SSCDIVINTPHASE_27S value="0x00000024"/> + <SSCDITHPHASE_27S value="0x00000000"/> + <SSCTRIPARAM_27S value="0x12700000"/> + <SSCCTL_27S value="0x00000001"/> + <SSCAUXDIV_27S value="0x00000029"/> + <SSCMISC_27S value="0x00000000"/> + <SSCTRIPARAMEXTRA_27S value="0x000029C5"/> + <SSCRSVD_27S value="0x00000000"/> + <SSCANACTL_27S value="0x0A8F61FD"/> + <SSCRSTFSM_27S value="0x004D0012"/> + <SSCDFXPHSPLN0_27S value="0x00000000"/> + <SSCDFXPHSPLN1_27S value="0x00000000"/> + <SSCDFXMISC0_27S value="0x02000000"/> + <SSCDFXMISC1_27S value="0x00000000"/> + <SSCDFXMON_27S value="0x00000000"/> + <SSCDFXMISR0_27S value="0x00400001"/> + <SSCDFXMISR1_27S value="0x00000000"/> + <SSCDFXCNT_27S value="0x00000000"/> + <SSCVISA0_27S value="0x00000000"/> + <SSCVISA1_27S value="0x00000000"/> + <SSCVISA2_27S value="0x00000000"/> + <DIV0_27NS value="0x20428417"/> + <DIV1_27S value="0x200A8103"/> + <DIV_PCI33 value="0x00030203"/> + <DIV_FLEX4824 value="0x00030103"/> + <DIV_MECLK value="0x00220905"/> + <DIV_VECLK value="0x00228203"/> + <DBUFF0_CLKOUT_ITPXDP value="0x00000F01"/> + <DBUFF1_CLKOUT_ITPXDP value="0x7F07070F"/> + <DBUFF0_CLKOUT_DMI value="0x00000F01"/> + <DBUFF1_CLKOUT_DMI value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC0 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC0 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC1 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC1 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC2 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC2 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC3 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC3 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC4 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC4 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC5 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC5 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC6 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC6 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC7 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC7 value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGA value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGA value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGB value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGB value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_SSC value="0x00000F00"/> + <DBUFF1_CLKOUT_DP_SSC value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_NSSC value="0x00000F01"/> + <DBUFF1_CLKOUT_DP_NSSC value="0x7F07070F"/> + <ICCMTR value="0x00000000"/> + <OCKEN value="0x7DFF0F8F"/> + <MDYNCTL value="0x00000000"/> + <RSVD_0C value="0x00000000"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBEN value="0x00000F8F"/> + <SEFLXBP value="0x00009999"/> + <SEPCICLKBP value="0x00099999"/> + <RSVD_2C value="0x00000000"/> + <RSVD_30 value="0x00000000"/> + <RSVD_34 value="0x00000000"/> + <RSVD_38 value="0x00000000"/> + <RSVD_3C value="0x00000000"/> + <DCOSS value="0x00000400"/> + <SECOSS value="0x00002516"/> + <MCSS value="0x00000001"/> + <PLLRCS value="0x00011114"/> + <RSVD_50 value="0x00000000"/> + <RSVD_54 value="0x00000000"/> + <RSVD_58 value="0x00000000"/> + <RSVD_5C value="0x00000000"/> + <ICCCTL value="0x00000018"/> + <ICC_SPARE value="0x00000000"/> + <PMPCI value="0x00000000"/> + <PM1SRCCLK value="0x76543210"/> + <PM2SRCCLK value="0x00000098"/> + <ICCSFBV value="0x00000000"/> + <ICCSSBV value="0x00000002"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000000001B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="4" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="5" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="6" value="0x0000000001C20E10"/> + <ClkRangeDefRecord clock="7" value="0x0000000001E48F24"/> + <ClkRangeDefRecord clock="8" value="0x0000000001400A00"/> + <ClkEnMasks value="0x000000000DFF0F8F"/> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80"/> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433"/> + <SSCCTL_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/HM86_8Mx2.xml b/RomImage/XmlFiles/HM86_8Mx2.xml new file mode 100644 index 0000000..376fe55 --- /dev/null +++ b/RomImage/XmlFiles/HM86_8Mx2.xml @@ -0,0 +1,768 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="HM86"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0x0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0x0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0x0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0x0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0x0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0x0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0x0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0x0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI (50MHz supported only on C610). This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="true" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="true" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="101: Port 6" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <DmiLaneReversal value="true" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well."/> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well."/> + <SataPort4PciePort1Mode value="Statically assigned to SATA Port 4" value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\gbe\nahum6_clarksville_mobile_1_3.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="13" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="3" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\me\me9.1_1.5m_production.bin" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x86" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="true" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="false" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="false" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xFFFFFFCD"/> + <SECURITY1 value="0xFFFFF9FF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000F2"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x070F7F99"/> + <MODDIV_FB value="0x00000134"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000021"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x0000005C"/> + <SFR0 value="0x00020301"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x00000000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x00000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x00000000"/> + <CMNRSTFSM value="0x00001D4C"/> + <SSCDIVINTPHASE_DCLK135 value="0x00000024"/> + <SSCDITHPHASE_DCLK135 value="0x00000000"/> + <SSCTRIPARAM_DCLK135 value="0x27708028"/> + <SSCCTL_DCLK135 value="0x00000001"/> + <SSCAUXDIV_DCLK135 value="0x00000021"/> + <SSCMISC_DCLK135 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLK135 value="0x000029C5"/> + <SSCRSVD_DCLK135 value="0x00000000"/> + <SSCANACTL_DCLK135 value="0xFA8F61FF"/> + <SSCRSTFSM_DCLK135 value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLK135 value="0x00000000"/> + <SSCDFXPHSPLN1_DCLK135 value="0x00000000"/> + <SSCDFXMISC0_DCLK135 value="0x02000000"/> + <SSCDFXMISC1_DCLK135 value="0x00000000"/> + <SSCDFXMON_DCLK135 value="0x00000000"/> + <SSCDFXMISR0_DCLK135 value="0x00400001"/> + <SSCDFXMISR1_DCLK135 value="0x00000000"/> + <SSCDFXCNT_DCLK135 value="0x00000000"/> + <SSCVISA0_DCLK135 value="0x00000000"/> + <SSCVISA1_DCLK135 value="0x00000000"/> + <SSCVISA2_DCLK135 value="0x00000000"/> + <SSCDIVINTPHASE_DMI100 value="0x00000032"/> + <SSCDITHPHASE_DMI100 value="0x00000000"/> + <SSCTRIPARAM_DMI100 value="0x12404038"/> + <SSCCTL_DMI100 value="0x00000001"/> + <SSCAUXDIV_DMI100 value="0x00000029"/> + <SSCMISC_DMI100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DMI100 value="0x000029C5"/> + <SSCRSVD_DMI100 value="0x00000000"/> + <SSCANACTL_DMI100 value="0x3B8F616F"/> + <SSCRSTFSM_DMI100 value="0x004D0012"/> + <SSCDFXPHSPLN0_DMI100 value="0x00000000"/> + <SSCDFXPHSPLN1_DMI100 value="0x00000000"/> + <SSCDFXMISC0_DMI100 value="0x02000000"/> + <SSCDFXMISC1_DMI100 value="0x00000000"/> + <SSCDFXMON_DMI100 value="0x00000000"/> + <SSCDFXMISR0_DMI100 value="0x00400001"/> + <SSCDFXMISR1_DMI100 value="0x00000000"/> + <SSCDFXCNT_DMI100 value="0x00000000"/> + <SSCVISA0_DMI100 value="0x00000000"/> + <SSCVISA1_DMI100 value="0x00000000"/> + <SSCVISA2_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000032"/> + <SSCDITHPHASE_PCHCIE100 value="0x00000000"/> + <SSCTRIPARAM_PCHPCIE100 value="0x12404038"/> + <SSCCTL_PCHPCIE100 value="0x00000000"/> + <SSCAUXDIV_PCHPCIE100 value="0x00000029"/> + <SSCMISC_PCHPCIE100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_PCHPCIE100 value="0x000029C5"/> + <SSCRSVD_PCHPCIE100 value="0x00000000"/> + <SSCANACTL_PCHPCIE100 value="0xFA8F61FF"/> + <SSCRSTFSM_PCHPCIE100 value="0x004D0012"/> + <SSCDFXPHSPLN0_PCHPCIE100 value="0x00000000"/> + <SSCDFXPHSPLN1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISC0_PCHPCIE100 value="0x02000000"/> + <SSCDFXMISC1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMON_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISR0_PCHPCIE100 value="0x00400001"/> + <SSCDFXMISR1_PCHPCIE100 value="0x00000000"/> + <SSCDFXCNT_PCHPCIE100 value="0x00000000"/> + <SSCVISA0_PCHPCIE100 value="0x00000000"/> + <SSCVISA1_PCHPCIE100 value="0x00000000"/> + <SSCVISA2_PCHPCIE100 value="0x00000000"/> + <SSCDIVINTPHASE_DCLKBEND value="0x00000024"/> + <SSCDITHPHASE_DCLKBEND value="0x00000000"/> + <SSCTRIPARAM_DCLKBEND value="0x27708028"/> + <SSCCTL_DCLKBEND value="0x00000109"/> + <SSCAUXDIV_DCLKBEND value="0x00000021"/> + <SSCMISC_DCLKBEND value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLKBEND value="0x000029C5"/> + <SSCRSVD_DCLKBEND value="0x00000000"/> + <SSCANACTL_DCLKBEND value="0xFA8F61FF"/> + <SSCRSTFSM_DCLKBEND value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLKBEND value="0x00000000"/> + <SSCDFXPHSPLN1_DCLKBEND value="0x00000000"/> + <SSCDFXMISC0_DCLKBEND value="0x02000000"/> + <SSCDFXMISC1_DCLKBEND value="0x00000000"/> + <SSCDFXMON_DCLKBEND value="0x00000000"/> + <SSCDFXMISR0_DCLKBEND value="0x00400001"/> + <SSCDFXMISR1_DCLKBEND value="0x00000000"/> + <SSCDFXCNT_DCLKBEND value="0x00000000"/> + <SSCVISA0_DCLKBEND value="0x00000000"/> + <SSCVISA1_DCLKBEND value="0x00000000"/> + <SSCVISA2_DCLKBEND value="0x00000000"/> + <SSCDIVINTPHASE_VGACLK value="0x00000024"/> + <SSCDITHPHASE_VGACLK value="0x00000000"/> + <SSCTRIPARAM_VGACLK value="0x27708028"/> + <SSCCTL_VGACLK value="0x00000009"/> + <SSCAUXDIV_VGACLK value="0x00000021"/> + <SSCMISC_VGACLK value="0x00000000"/> + <SSCTRIPARAMEXTRA_VGACLK value="0x000029C5"/> + <SSCRSVD_VGACLK value="0x00000000"/> + <SSCANACTL_VGACLK value="0x3B8F616F"/> + <SSCRSTFSM_VGACLK value="0x004D0012"/> + <SSCDFXPHSPLN0_VGACLK value="0x00000000"/> + <SSCDFXPHSPLN1_VGACLK value="0x00000000"/> + <SSCDFXMISC0_VGACLK value="0x02000000"/> + <SSCDFXMISC1_VGACLK value="0x00000000"/> + <SSCDFXMON_VGACLK value="0x00000000"/> + <SSCDFXMISR0_VGACLK value="0x00400001"/> + <SSCDFXMISR1_VGACLK value="0x00000000"/> + <SSCDFXCNT_VGACLK value="0x00000000"/> + <SSCVISA0_VGACLK value="0x00000000"/> + <SSCVISA1_VGACLK value="0x00000000"/> + <SSCVISA2_VGACLK value="0x00000000"/> + <SSCDIVINTPHASE_USB96 value="0x00000834"/> + <SSCDITHPHASE_USB96 value="0x00000000"/> + <SSCTRIPARAM_USB96 value="0x12700000"/> + <SSCCTL_USB96 value="0x00000008"/> + <SSCAUXDIV_USB96 value="0x00000021"/> + <SSCMISC_USB96 value="0x00000000"/> + <SSCTRIPARAMEXTRA_USB96 value="0x000029C5"/> + <SSCRSVD_USB96 value="0x00000000"/> + <SSCANACTL_USB96 value="0xFA8F61FF"/> + <SSCRSTFSM_USB96 value="0x004D0012"/> + <SSCDFXPHSPLN0_USB96 value="0x00000000"/> + <SSCDFXPHSPLN1_USB96 value="0x00000000"/> + <SSCDFXMISC0_USB96 value="0x02000000"/> + <SSCDFXMISC1_USB96 value="0x00000000"/> + <SSCDFXMON_USB96 value="0x00000000"/> + <SSCDFXMISR0_USB96 value="0x00400001"/> + <SSCDFXMISR1_USB96 value="0x00000000"/> + <SSCDFXCNT_USB96 value="0x00000000"/> + <SSCVISA0_USB96 value="0x00000000"/> + <SSCVISA1_USB96 value="0x00000000"/> + <SSCVISA2_USB96 value="0x00000000"/> + <SSCDIVINTPHASE_REF14 value="0x000012B8"/> + <SSCDITHPHASE_REF14 value="0x24489123"/> + <SSCTRIPARAM_REF14 value="0x12700000"/> + <SSCCTL_REF14 value="0x00000008"/> + <SSCAUXDIV_REF14 value="0x00000031"/> + <SSCMISC_REF14 value="0x00000000"/> + <SSCTRIPARAMEXTRA_REF14 value="0x000029C5"/> + <SSCRSVD_REF14 value="0x00000000"/> + <SSCANACTL_REF14 value="0x3B8F616F"/> + <SSCRSTFSM_REF14 value="0x004D0012"/> + <SSCDFXPHSPLN0_REF14 value="0x00000000"/> + <SSCDFXPHSPLN1_REF14 value="0x00000000"/> + <SSCDFXMISC0_REF14 value="0x02000000"/> + <SSCDFXMISC1_REF14 value="0x00000000"/> + <SSCDFXMON_REF14 value="0x00000000"/> + <SSCDFXMISR0_REF14 value="0x00400001"/> + <SSCDFXMISR1_REF14 value="0x00000000"/> + <SSCDFXCNT_REF14 value="0x00000000"/> + <SSCVISA0_REF14 value="0x00000000"/> + <SSCVISA1_REF14 value="0x00000000"/> + <SSCVISA2_REF14 value="0x00000000"/> + <SSCDIVINTPHASE_27S value="0x00000024"/> + <SSCDITHPHASE_27S value="0x00000000"/> + <SSCTRIPARAM_27S value="0x12700000"/> + <SSCCTL_27S value="0x00000001"/> + <SSCAUXDIV_27S value="0x00000029"/> + <SSCMISC_27S value="0x00000000"/> + <SSCTRIPARAMEXTRA_27S value="0x000029C5"/> + <SSCRSVD_27S value="0x00000000"/> + <SSCANACTL_27S value="0x0A8F61FD"/> + <SSCRSTFSM_27S value="0x004D0012"/> + <SSCDFXPHSPLN0_27S value="0x00000000"/> + <SSCDFXPHSPLN1_27S value="0x00000000"/> + <SSCDFXMISC0_27S value="0x02000000"/> + <SSCDFXMISC1_27S value="0x00000000"/> + <SSCDFXMON_27S value="0x00000000"/> + <SSCDFXMISR0_27S value="0x00400001"/> + <SSCDFXMISR1_27S value="0x00000000"/> + <SSCDFXCNT_27S value="0x00000000"/> + <SSCVISA0_27S value="0x00000000"/> + <SSCVISA1_27S value="0x00000000"/> + <SSCVISA2_27S value="0x00000000"/> + <DIV0_27NS value="0x20428417"/> + <DIV1_27S value="0x200A8103"/> + <DIV_PCI33 value="0x00030203"/> + <DIV_FLEX4824 value="0x00030103"/> + <DIV_MECLK value="0x00220905"/> + <DIV_VECLK value="0x00228203"/> + <DBUFF0_CLKOUT_ITPXDP value="0x00000F01"/> + <DBUFF1_CLKOUT_ITPXDP value="0x7F07070F"/> + <DBUFF0_CLKOUT_DMI value="0x00000F01"/> + <DBUFF1_CLKOUT_DMI value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC0 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC0 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC1 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC1 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC2 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC2 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC3 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC3 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC4 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC4 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC5 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC5 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC6 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC6 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC7 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC7 value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGA value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGA value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGB value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGB value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_SSC value="0x00000F00"/> + <DBUFF1_CLKOUT_DP_SSC value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_NSSC value="0x00000F01"/> + <DBUFF1_CLKOUT_DP_NSSC value="0x7F07070F"/> + <ICCMTR value="0x00000000"/> + <OCKEN value="0x7DFF0F8F"/> + <MDYNCTL value="0x00000000"/> + <RSVD_0C value="0x00000000"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBEN value="0x00000F8F"/> + <SEFLXBP value="0x00009999"/> + <SEPCICLKBP value="0x00099999"/> + <RSVD_2C value="0x00000000"/> + <RSVD_30 value="0x00000000"/> + <RSVD_34 value="0x00000000"/> + <RSVD_38 value="0x00000000"/> + <RSVD_3C value="0x00000000"/> + <DCOSS value="0x00000400"/> + <SECOSS value="0x00002516"/> + <MCSS value="0x00000001"/> + <PLLRCS value="0x00011114"/> + <RSVD_50 value="0x00000000"/> + <RSVD_54 value="0x00000000"/> + <RSVD_58 value="0x00000000"/> + <RSVD_5C value="0x00000000"/> + <ICCCTL value="0x00000018"/> + <ICC_SPARE value="0x00000000"/> + <PMPCI value="0x00000000"/> + <PM1SRCCLK value="0x76543210"/> + <PM2SRCCLK value="0x00000098"/> + <ICCSFBV value="0x00000000"/> + <ICCSSBV value="0x00000002"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000000001B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="4" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="5" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="6" value="0x0000000001C20E10"/> + <ClkRangeDefRecord clock="7" value="0x0000000001E48F24"/> + <ClkRangeDefRecord clock="8" value="0x0000000001400A00"/> + <ClkEnMasks value="0x000000000DFF0F8F"/> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80"/> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433"/> + <SSCCTL_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"> + <HwRegisters> + <SECOSS value="0x00002216"/> + </HwRegisters> + </Profile> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/HM87_8Mx2.xml b/RomImage/XmlFiles/HM87_8Mx2.xml new file mode 100644 index 0000000..f298bae --- /dev/null +++ b/RomImage/XmlFiles/HM87_8Mx2.xml @@ -0,0 +1,764 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="HM87"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0x0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0x0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0x0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0x0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0x0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0x0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0x0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0x0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI (50MHz supported only on C610). This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="101: Port 6" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <DmiLaneReversal value="false" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well."/> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well."/> + <SataPort4PciePort1Mode value="Statically assigned to SATA Port 4" value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\bios\HSW_LP_LPT_V131_03_Release.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\gbe\nahum6_clarksville_mobile_1_3.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="13" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="3" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\me\me9.1_1.5m_production.bin" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x86" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="Yes" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="true" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="false" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="false" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="All" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Disabled" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="0" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Buffered" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xFFFFFFCD"/> + <SECURITY1 value="0xFFFFF9FF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000F2"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x070F7F99"/> + <MODDIV_FB value="0x00000134"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000021"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x0000005C"/> + <SFR0 value="0x00020301"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x00000000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x00000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x00000000"/> + <CMNRSTFSM value="0x00001D4C"/> + <SSCDIVINTPHASE_DCLK135 value="0x00000024"/> + <SSCDITHPHASE_DCLK135 value="0x00000000"/> + <SSCTRIPARAM_DCLK135 value="0x27708028"/> + <SSCCTL_DCLK135 value="0x00000001"/> + <SSCAUXDIV_DCLK135 value="0x00000021"/> + <SSCMISC_DCLK135 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLK135 value="0x000029C5"/> + <SSCRSVD_DCLK135 value="0x00000000"/> + <SSCANACTL_DCLK135 value="0xFA8F61FF"/> + <SSCRSTFSM_DCLK135 value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLK135 value="0x00000000"/> + <SSCDFXPHSPLN1_DCLK135 value="0x00000000"/> + <SSCDFXMISC0_DCLK135 value="0x02000000"/> + <SSCDFXMISC1_DCLK135 value="0x00000000"/> + <SSCDFXMON_DCLK135 value="0x00000000"/> + <SSCDFXMISR0_DCLK135 value="0x00400001"/> + <SSCDFXMISR1_DCLK135 value="0x00000000"/> + <SSCDFXCNT_DCLK135 value="0x00000000"/> + <SSCVISA0_DCLK135 value="0x00000000"/> + <SSCVISA1_DCLK135 value="0x00000000"/> + <SSCVISA2_DCLK135 value="0x00000000"/> + <SSCDIVINTPHASE_DMI100 value="0x00000032"/> + <SSCDITHPHASE_DMI100 value="0x00000000"/> + <SSCTRIPARAM_DMI100 value="0x12404038"/> + <SSCCTL_DMI100 value="0x00000001"/> + <SSCAUXDIV_DMI100 value="0x00000029"/> + <SSCMISC_DMI100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DMI100 value="0x000029C5"/> + <SSCRSVD_DMI100 value="0x00000000"/> + <SSCANACTL_DMI100 value="0x3B8F616F"/> + <SSCRSTFSM_DMI100 value="0x004D0012"/> + <SSCDFXPHSPLN0_DMI100 value="0x00000000"/> + <SSCDFXPHSPLN1_DMI100 value="0x00000000"/> + <SSCDFXMISC0_DMI100 value="0x02000000"/> + <SSCDFXMISC1_DMI100 value="0x00000000"/> + <SSCDFXMON_DMI100 value="0x00000000"/> + <SSCDFXMISR0_DMI100 value="0x00400001"/> + <SSCDFXMISR1_DMI100 value="0x00000000"/> + <SSCDFXCNT_DMI100 value="0x00000000"/> + <SSCVISA0_DMI100 value="0x00000000"/> + <SSCVISA1_DMI100 value="0x00000000"/> + <SSCVISA2_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000032"/> + <SSCDITHPHASE_PCHCIE100 value="0x00000000"/> + <SSCTRIPARAM_PCHPCIE100 value="0x12404038"/> + <SSCCTL_PCHPCIE100 value="0x00000000"/> + <SSCAUXDIV_PCHPCIE100 value="0x00000029"/> + <SSCMISC_PCHPCIE100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_PCHPCIE100 value="0x000029C5"/> + <SSCRSVD_PCHPCIE100 value="0x00000000"/> + <SSCANACTL_PCHPCIE100 value="0xFA8F61FF"/> + <SSCRSTFSM_PCHPCIE100 value="0x004D0012"/> + <SSCDFXPHSPLN0_PCHPCIE100 value="0x00000000"/> + <SSCDFXPHSPLN1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISC0_PCHPCIE100 value="0x02000000"/> + <SSCDFXMISC1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMON_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISR0_PCHPCIE100 value="0x00400001"/> + <SSCDFXMISR1_PCHPCIE100 value="0x00000000"/> + <SSCDFXCNT_PCHPCIE100 value="0x00000000"/> + <SSCVISA0_PCHPCIE100 value="0x00000000"/> + <SSCVISA1_PCHPCIE100 value="0x00000000"/> + <SSCVISA2_PCHPCIE100 value="0x00000000"/> + <SSCDIVINTPHASE_DCLKBEND value="0x00000024"/> + <SSCDITHPHASE_DCLKBEND value="0x00000000"/> + <SSCTRIPARAM_DCLKBEND value="0x27708028"/> + <SSCCTL_DCLKBEND value="0x00000109"/> + <SSCAUXDIV_DCLKBEND value="0x00000021"/> + <SSCMISC_DCLKBEND value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLKBEND value="0x000029C5"/> + <SSCRSVD_DCLKBEND value="0x00000000"/> + <SSCANACTL_DCLKBEND value="0xFA8F61FF"/> + <SSCRSTFSM_DCLKBEND value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLKBEND value="0x00000000"/> + <SSCDFXPHSPLN1_DCLKBEND value="0x00000000"/> + <SSCDFXMISC0_DCLKBEND value="0x02000000"/> + <SSCDFXMISC1_DCLKBEND value="0x00000000"/> + <SSCDFXMON_DCLKBEND value="0x00000000"/> + <SSCDFXMISR0_DCLKBEND value="0x00400001"/> + <SSCDFXMISR1_DCLKBEND value="0x00000000"/> + <SSCDFXCNT_DCLKBEND value="0x00000000"/> + <SSCVISA0_DCLKBEND value="0x00000000"/> + <SSCVISA1_DCLKBEND value="0x00000000"/> + <SSCVISA2_DCLKBEND value="0x00000000"/> + <SSCDIVINTPHASE_VGACLK value="0x00000024"/> + <SSCDITHPHASE_VGACLK value="0x00000000"/> + <SSCTRIPARAM_VGACLK value="0x27708028"/> + <SSCCTL_VGACLK value="0x00000009"/> + <SSCAUXDIV_VGACLK value="0x00000021"/> + <SSCMISC_VGACLK value="0x00000000"/> + <SSCTRIPARAMEXTRA_VGACLK value="0x000029C5"/> + <SSCRSVD_VGACLK value="0x00000000"/> + <SSCANACTL_VGACLK value="0x3B8F616F"/> + <SSCRSTFSM_VGACLK value="0x004D0012"/> + <SSCDFXPHSPLN0_VGACLK value="0x00000000"/> + <SSCDFXPHSPLN1_VGACLK value="0x00000000"/> + <SSCDFXMISC0_VGACLK value="0x02000000"/> + <SSCDFXMISC1_VGACLK value="0x00000000"/> + <SSCDFXMON_VGACLK value="0x00000000"/> + <SSCDFXMISR0_VGACLK value="0x00400001"/> + <SSCDFXMISR1_VGACLK value="0x00000000"/> + <SSCDFXCNT_VGACLK value="0x00000000"/> + <SSCVISA0_VGACLK value="0x00000000"/> + <SSCVISA1_VGACLK value="0x00000000"/> + <SSCVISA2_VGACLK value="0x00000000"/> + <SSCDIVINTPHASE_USB96 value="0x00000834"/> + <SSCDITHPHASE_USB96 value="0x00000000"/> + <SSCTRIPARAM_USB96 value="0x12700000"/> + <SSCCTL_USB96 value="0x00000008"/> + <SSCAUXDIV_USB96 value="0x00000021"/> + <SSCMISC_USB96 value="0x00000000"/> + <SSCTRIPARAMEXTRA_USB96 value="0x000029C5"/> + <SSCRSVD_USB96 value="0x00000000"/> + <SSCANACTL_USB96 value="0xFA8F61FF"/> + <SSCRSTFSM_USB96 value="0x004D0012"/> + <SSCDFXPHSPLN0_USB96 value="0x00000000"/> + <SSCDFXPHSPLN1_USB96 value="0x00000000"/> + <SSCDFXMISC0_USB96 value="0x02000000"/> + <SSCDFXMISC1_USB96 value="0x00000000"/> + <SSCDFXMON_USB96 value="0x00000000"/> + <SSCDFXMISR0_USB96 value="0x00400001"/> + <SSCDFXMISR1_USB96 value="0x00000000"/> + <SSCDFXCNT_USB96 value="0x00000000"/> + <SSCVISA0_USB96 value="0x00000000"/> + <SSCVISA1_USB96 value="0x00000000"/> + <SSCVISA2_USB96 value="0x00000000"/> + <SSCDIVINTPHASE_REF14 value="0x000012B8"/> + <SSCDITHPHASE_REF14 value="0x24489123"/> + <SSCTRIPARAM_REF14 value="0x12700000"/> + <SSCCTL_REF14 value="0x00000008"/> + <SSCAUXDIV_REF14 value="0x00000031"/> + <SSCMISC_REF14 value="0x00000000"/> + <SSCTRIPARAMEXTRA_REF14 value="0x000029C5"/> + <SSCRSVD_REF14 value="0x00000000"/> + <SSCANACTL_REF14 value="0x3B8F616F"/> + <SSCRSTFSM_REF14 value="0x004D0012"/> + <SSCDFXPHSPLN0_REF14 value="0x00000000"/> + <SSCDFXPHSPLN1_REF14 value="0x00000000"/> + <SSCDFXMISC0_REF14 value="0x02000000"/> + <SSCDFXMISC1_REF14 value="0x00000000"/> + <SSCDFXMON_REF14 value="0x00000000"/> + <SSCDFXMISR0_REF14 value="0x00400001"/> + <SSCDFXMISR1_REF14 value="0x00000000"/> + <SSCDFXCNT_REF14 value="0x00000000"/> + <SSCVISA0_REF14 value="0x00000000"/> + <SSCVISA1_REF14 value="0x00000000"/> + <SSCVISA2_REF14 value="0x00000000"/> + <SSCDIVINTPHASE_27S value="0x00000024"/> + <SSCDITHPHASE_27S value="0x00000000"/> + <SSCTRIPARAM_27S value="0x12700000"/> + <SSCCTL_27S value="0x00000001"/> + <SSCAUXDIV_27S value="0x00000029"/> + <SSCMISC_27S value="0x00000000"/> + <SSCTRIPARAMEXTRA_27S value="0x000029C5"/> + <SSCRSVD_27S value="0x00000000"/> + <SSCANACTL_27S value="0x0A8F61FD"/> + <SSCRSTFSM_27S value="0x004D0012"/> + <SSCDFXPHSPLN0_27S value="0x00000000"/> + <SSCDFXPHSPLN1_27S value="0x00000000"/> + <SSCDFXMISC0_27S value="0x02000000"/> + <SSCDFXMISC1_27S value="0x00000000"/> + <SSCDFXMON_27S value="0x00000000"/> + <SSCDFXMISR0_27S value="0x00400001"/> + <SSCDFXMISR1_27S value="0x00000000"/> + <SSCDFXCNT_27S value="0x00000000"/> + <SSCVISA0_27S value="0x00000000"/> + <SSCVISA1_27S value="0x00000000"/> + <SSCVISA2_27S value="0x00000000"/> + <DIV0_27NS value="0x20428417"/> + <DIV1_27S value="0x200A8103"/> + <DIV_PCI33 value="0x00030203"/> + <DIV_FLEX4824 value="0x00030103"/> + <DIV_MECLK value="0x00220905"/> + <DIV_VECLK value="0x00228203"/> + <DBUFF0_CLKOUT_ITPXDP value="0x00000F01"/> + <DBUFF1_CLKOUT_ITPXDP value="0x7F07070F"/> + <DBUFF0_CLKOUT_DMI value="0x00000F01"/> + <DBUFF1_CLKOUT_DMI value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC0 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC0 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC1 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC1 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC2 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC2 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC3 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC3 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC4 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC4 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC5 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC5 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC6 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC6 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC7 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC7 value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGA value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGA value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGB value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGB value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_SSC value="0x00000F00"/> + <DBUFF1_CLKOUT_DP_SSC value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_NSSC value="0x00000F01"/> + <DBUFF1_CLKOUT_DP_NSSC value="0x7F07070F"/> + <ICCMTR value="0x00000000"/> + <OCKEN value="0x7DFF0F8F"/> + <MDYNCTL value="0x00000000"/> + <RSVD_0C value="0x00000000"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBEN value="0x00000F8F"/> + <SEFLXBP value="0x00009999"/> + <SEPCICLKBP value="0x00099999"/> + <RSVD_2C value="0x00000000"/> + <RSVD_30 value="0x00000000"/> + <RSVD_34 value="0x00000000"/> + <RSVD_38 value="0x00000000"/> + <RSVD_3C value="0x00000000"/> + <DCOSS value="0x00000400"/> + <SECOSS value="0x00002516"/> + <MCSS value="0x00000001"/> + <PLLRCS value="0x00011114"/> + <RSVD_50 value="0x00000000"/> + <RSVD_54 value="0x00000000"/> + <RSVD_58 value="0x00000000"/> + <RSVD_5C value="0x00000000"/> + <ICCCTL value="0x00000018"/> + <ICC_SPARE value="0x00000000"/> + <PMPCI value="0x00000000"/> + <PM1SRCCLK value="0x76543210"/> + <PM2SRCCLK value="0x00000098"/> + <ICCSFBV value="0x00000000"/> + <ICCSSBV value="0x00000002"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000000001B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="4" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="5" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="6" value="0x0000000001C20E10"/> + <ClkRangeDefRecord clock="7" value="0x0000000001E48F24"/> + <ClkRangeDefRecord clock="8" value="0x0000000001400A00"/> + <ClkEnMasks value="0x000000000DFF0F8F"/> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80"/> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433"/> + <SSCCTL_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/Q87_8Mx2.xml b/RomImage/XmlFiles/Q87_8Mx2.xml new file mode 100644 index 0000000..19bddf3 --- /dev/null +++ b/RomImage/XmlFiles/Q87_8Mx2.xml @@ -0,0 +1,764 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="Q87"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0x0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0x0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0x0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0x0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0x0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0x0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0x0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0x0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI (50MHz supported only on C610). This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="010: Port 3" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <DmiLaneReversal value="false" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to USB3 Port 2" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well."/> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to USB3 Port 3" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well."/> + <SataPort4PciePort1Mode value="Assigned based on the native mode of GPIO16 pin." value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\bios\hsw_lpt_v86_release.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\gbe\nahum6_clarksville_desktop_1_3.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="13" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="4" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\me\me9.1_5m_production.bin" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="0x0082 TAYLOR" value_list="0x088E JACKSON,,0x0087 KILMER,,0x422B PUMA,,0x08B1 WILKINS,,0x0082 TAYLOR" edit="true" visible="true" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="0x01 EN" value_list="0x02 FR,,0x03 GER,,0x04 CH,,0x05 JPN,,0x06 RUS,,0x07 ITA,,0x08 ESP,,0x09 PTB,,0x0A KOR,,0x0B CHS,,0x0C ARA,,0x0D CZE,,0x0E DAN,,0x0F GRE,,0x10 FIN,,0x11 HEB,,0x12 HUN,,0x13 DUT,,0x14 NOR,,0x15 POL,,0x16 POR,,0x17 SLK,,0x18 SLV,,0x19 SWE,,0x1A THA,,0x1B TUR,,0x01 EN" edit="true" visible="true" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x86" value_list="0x80,,0x82,,0x83,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="true" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="EMULATE Intel (R) vPro (TM) capable Processor" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="true" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="1" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="true" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="false" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="false" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xFFFFFFCD"/> + <SECURITY1 value="0xFFFFF9FF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000F2"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x070F7F99"/> + <MODDIV_FB value="0x00000134"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000021"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x0000005C"/> + <SFR0 value="0x00020301"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x00000000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x00000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x00000000"/> + <CMNRSTFSM value="0x00001D4C"/> + <SSCDIVINTPHASE_DCLK135 value="0x00000024"/> + <SSCDITHPHASE_DCLK135 value="0x00000000"/> + <SSCTRIPARAM_DCLK135 value="0x27708028"/> + <SSCCTL_DCLK135 value="0x00000001"/> + <SSCAUXDIV_DCLK135 value="0x00000021"/> + <SSCMISC_DCLK135 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLK135 value="0x000029C5"/> + <SSCRSVD_DCLK135 value="0x00000000"/> + <SSCANACTL_DCLK135 value="0xFA8F61FF"/> + <SSCRSTFSM_DCLK135 value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLK135 value="0x00000000"/> + <SSCDFXPHSPLN1_DCLK135 value="0x00000000"/> + <SSCDFXMISC0_DCLK135 value="0x02000000"/> + <SSCDFXMISC1_DCLK135 value="0x00000000"/> + <SSCDFXMON_DCLK135 value="0x00000000"/> + <SSCDFXMISR0_DCLK135 value="0x00400001"/> + <SSCDFXMISR1_DCLK135 value="0x00000000"/> + <SSCDFXCNT_DCLK135 value="0x00000000"/> + <SSCVISA0_DCLK135 value="0x00000000"/> + <SSCVISA1_DCLK135 value="0x00000000"/> + <SSCVISA2_DCLK135 value="0x00000000"/> + <SSCDIVINTPHASE_DMI100 value="0x00000032"/> + <SSCDITHPHASE_DMI100 value="0x00000000"/> + <SSCTRIPARAM_DMI100 value="0x12404038"/> + <SSCCTL_DMI100 value="0x00000001"/> + <SSCAUXDIV_DMI100 value="0x00000029"/> + <SSCMISC_DMI100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DMI100 value="0x000029C5"/> + <SSCRSVD_DMI100 value="0x00000000"/> + <SSCANACTL_DMI100 value="0x3B8F616F"/> + <SSCRSTFSM_DMI100 value="0x004D0012"/> + <SSCDFXPHSPLN0_DMI100 value="0x00000000"/> + <SSCDFXPHSPLN1_DMI100 value="0x00000000"/> + <SSCDFXMISC0_DMI100 value="0x02000000"/> + <SSCDFXMISC1_DMI100 value="0x00000000"/> + <SSCDFXMON_DMI100 value="0x00000000"/> + <SSCDFXMISR0_DMI100 value="0x00400001"/> + <SSCDFXMISR1_DMI100 value="0x00000000"/> + <SSCDFXCNT_DMI100 value="0x00000000"/> + <SSCVISA0_DMI100 value="0x00000000"/> + <SSCVISA1_DMI100 value="0x00000000"/> + <SSCVISA2_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000032"/> + <SSCDITHPHASE_PCHCIE100 value="0x00000000"/> + <SSCTRIPARAM_PCHPCIE100 value="0x12404038"/> + <SSCCTL_PCHPCIE100 value="0x00000000"/> + <SSCAUXDIV_PCHPCIE100 value="0x00000029"/> + <SSCMISC_PCHPCIE100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_PCHPCIE100 value="0x000029C5"/> + <SSCRSVD_PCHPCIE100 value="0x00000000"/> + <SSCANACTL_PCHPCIE100 value="0xFA8F61FF"/> + <SSCRSTFSM_PCHPCIE100 value="0x004D0012"/> + <SSCDFXPHSPLN0_PCHPCIE100 value="0x00000000"/> + <SSCDFXPHSPLN1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISC0_PCHPCIE100 value="0x02000000"/> + <SSCDFXMISC1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMON_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISR0_PCHPCIE100 value="0x00400001"/> + <SSCDFXMISR1_PCHPCIE100 value="0x00000000"/> + <SSCDFXCNT_PCHPCIE100 value="0x00000000"/> + <SSCVISA0_PCHPCIE100 value="0x00000000"/> + <SSCVISA1_PCHPCIE100 value="0x00000000"/> + <SSCVISA2_PCHPCIE100 value="0x00000000"/> + <SSCDIVINTPHASE_DCLKBEND value="0x00000024"/> + <SSCDITHPHASE_DCLKBEND value="0x00000000"/> + <SSCTRIPARAM_DCLKBEND value="0x27708028"/> + <SSCCTL_DCLKBEND value="0x00000109"/> + <SSCAUXDIV_DCLKBEND value="0x00000021"/> + <SSCMISC_DCLKBEND value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLKBEND value="0x000029C5"/> + <SSCRSVD_DCLKBEND value="0x00000000"/> + <SSCANACTL_DCLKBEND value="0xFA8F61FF"/> + <SSCRSTFSM_DCLKBEND value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLKBEND value="0x00000000"/> + <SSCDFXPHSPLN1_DCLKBEND value="0x00000000"/> + <SSCDFXMISC0_DCLKBEND value="0x02000000"/> + <SSCDFXMISC1_DCLKBEND value="0x00000000"/> + <SSCDFXMON_DCLKBEND value="0x00000000"/> + <SSCDFXMISR0_DCLKBEND value="0x00400001"/> + <SSCDFXMISR1_DCLKBEND value="0x00000000"/> + <SSCDFXCNT_DCLKBEND value="0x00000000"/> + <SSCVISA0_DCLKBEND value="0x00000000"/> + <SSCVISA1_DCLKBEND value="0x00000000"/> + <SSCVISA2_DCLKBEND value="0x00000000"/> + <SSCDIVINTPHASE_VGACLK value="0x00000024"/> + <SSCDITHPHASE_VGACLK value="0x00000000"/> + <SSCTRIPARAM_VGACLK value="0x27708028"/> + <SSCCTL_VGACLK value="0x00000009"/> + <SSCAUXDIV_VGACLK value="0x00000021"/> + <SSCMISC_VGACLK value="0x00000000"/> + <SSCTRIPARAMEXTRA_VGACLK value="0x000029C5"/> + <SSCRSVD_VGACLK value="0x00000000"/> + <SSCANACTL_VGACLK value="0x3B8F616F"/> + <SSCRSTFSM_VGACLK value="0x004D0012"/> + <SSCDFXPHSPLN0_VGACLK value="0x00000000"/> + <SSCDFXPHSPLN1_VGACLK value="0x00000000"/> + <SSCDFXMISC0_VGACLK value="0x02000000"/> + <SSCDFXMISC1_VGACLK value="0x00000000"/> + <SSCDFXMON_VGACLK value="0x00000000"/> + <SSCDFXMISR0_VGACLK value="0x00400001"/> + <SSCDFXMISR1_VGACLK value="0x00000000"/> + <SSCDFXCNT_VGACLK value="0x00000000"/> + <SSCVISA0_VGACLK value="0x00000000"/> + <SSCVISA1_VGACLK value="0x00000000"/> + <SSCVISA2_VGACLK value="0x00000000"/> + <SSCDIVINTPHASE_USB96 value="0x00000834"/> + <SSCDITHPHASE_USB96 value="0x00000000"/> + <SSCTRIPARAM_USB96 value="0x12700000"/> + <SSCCTL_USB96 value="0x00000008"/> + <SSCAUXDIV_USB96 value="0x00000021"/> + <SSCMISC_USB96 value="0x00000000"/> + <SSCTRIPARAMEXTRA_USB96 value="0x000029C5"/> + <SSCRSVD_USB96 value="0x00000000"/> + <SSCANACTL_USB96 value="0xFA8F61FF"/> + <SSCRSTFSM_USB96 value="0x004D0012"/> + <SSCDFXPHSPLN0_USB96 value="0x00000000"/> + <SSCDFXPHSPLN1_USB96 value="0x00000000"/> + <SSCDFXMISC0_USB96 value="0x02000000"/> + <SSCDFXMISC1_USB96 value="0x00000000"/> + <SSCDFXMON_USB96 value="0x00000000"/> + <SSCDFXMISR0_USB96 value="0x00400001"/> + <SSCDFXMISR1_USB96 value="0x00000000"/> + <SSCDFXCNT_USB96 value="0x00000000"/> + <SSCVISA0_USB96 value="0x00000000"/> + <SSCVISA1_USB96 value="0x00000000"/> + <SSCVISA2_USB96 value="0x00000000"/> + <SSCDIVINTPHASE_REF14 value="0x000012B8"/> + <SSCDITHPHASE_REF14 value="0x24489123"/> + <SSCTRIPARAM_REF14 value="0x12700000"/> + <SSCCTL_REF14 value="0x00000008"/> + <SSCAUXDIV_REF14 value="0x00000031"/> + <SSCMISC_REF14 value="0x00000000"/> + <SSCTRIPARAMEXTRA_REF14 value="0x000029C5"/> + <SSCRSVD_REF14 value="0x00000000"/> + <SSCANACTL_REF14 value="0x3B8F616F"/> + <SSCRSTFSM_REF14 value="0x004D0012"/> + <SSCDFXPHSPLN0_REF14 value="0x00000000"/> + <SSCDFXPHSPLN1_REF14 value="0x00000000"/> + <SSCDFXMISC0_REF14 value="0x02000000"/> + <SSCDFXMISC1_REF14 value="0x00000000"/> + <SSCDFXMON_REF14 value="0x00000000"/> + <SSCDFXMISR0_REF14 value="0x00400001"/> + <SSCDFXMISR1_REF14 value="0x00000000"/> + <SSCDFXCNT_REF14 value="0x00000000"/> + <SSCVISA0_REF14 value="0x00000000"/> + <SSCVISA1_REF14 value="0x00000000"/> + <SSCVISA2_REF14 value="0x00000000"/> + <SSCDIVINTPHASE_27S value="0x00000024"/> + <SSCDITHPHASE_27S value="0x00000000"/> + <SSCTRIPARAM_27S value="0x12700000"/> + <SSCCTL_27S value="0x00000001"/> + <SSCAUXDIV_27S value="0x00000029"/> + <SSCMISC_27S value="0x00000000"/> + <SSCTRIPARAMEXTRA_27S value="0x000029C5"/> + <SSCRSVD_27S value="0x00000000"/> + <SSCANACTL_27S value="0x0A8F61FD"/> + <SSCRSTFSM_27S value="0x004D0012"/> + <SSCDFXPHSPLN0_27S value="0x00000000"/> + <SSCDFXPHSPLN1_27S value="0x00000000"/> + <SSCDFXMISC0_27S value="0x02000000"/> + <SSCDFXMISC1_27S value="0x00000000"/> + <SSCDFXMON_27S value="0x00000000"/> + <SSCDFXMISR0_27S value="0x00400001"/> + <SSCDFXMISR1_27S value="0x00000000"/> + <SSCDFXCNT_27S value="0x00000000"/> + <SSCVISA0_27S value="0x00000000"/> + <SSCVISA1_27S value="0x00000000"/> + <SSCVISA2_27S value="0x00000000"/> + <DIV0_27NS value="0x20428417"/> + <DIV1_27S value="0x200A8103"/> + <DIV_PCI33 value="0x00030203"/> + <DIV_FLEX4824 value="0x00030103"/> + <DIV_MECLK value="0x00220905"/> + <DIV_VECLK value="0x00228203"/> + <DBUFF0_CLKOUT_ITPXDP value="0x00000F01"/> + <DBUFF1_CLKOUT_ITPXDP value="0x7F07070F"/> + <DBUFF0_CLKOUT_DMI value="0x00000F01"/> + <DBUFF1_CLKOUT_DMI value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC0 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC0 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC1 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC1 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC2 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC2 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC3 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC3 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC4 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC4 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC5 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC5 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC6 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC6 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC7 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC7 value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGA value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGA value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGB value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGB value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_SSC value="0x00000F00"/> + <DBUFF1_CLKOUT_DP_SSC value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_NSSC value="0x00000F01"/> + <DBUFF1_CLKOUT_DP_NSSC value="0x7F07070F"/> + <ICCMTR value="0x00000000"/> + <OCKEN value="0x7DFF0F8F"/> + <MDYNCTL value="0x00000000"/> + <RSVD_0C value="0x00000000"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBEN value="0x00000F8F"/> + <SEFLXBP value="0x00009999"/> + <SEPCICLKBP value="0x00099999"/> + <RSVD_2C value="0x00000000"/> + <RSVD_30 value="0x00000000"/> + <RSVD_34 value="0x00000000"/> + <RSVD_38 value="0x00000000"/> + <RSVD_3C value="0x00000000"/> + <DCOSS value="0x00000400"/> + <SECOSS value="0x00002516"/> + <MCSS value="0x00000001"/> + <PLLRCS value="0x00011114"/> + <RSVD_50 value="0x00000000"/> + <RSVD_54 value="0x00000000"/> + <RSVD_58 value="0x00000000"/> + <RSVD_5C value="0x00000000"/> + <ICCCTL value="0x00000018"/> + <ICC_SPARE value="0x00000000"/> + <PMPCI value="0x00000000"/> + <PM1SRCCLK value="0x76543210"/> + <PM2SRCCLK value="0x00000098"/> + <ICCSFBV value="0x00000000"/> + <ICCSSBV value="0x00000002"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000000001B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="4" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="5" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="6" value="0x0000000001C20E10"/> + <ClkRangeDefRecord clock="7" value="0x0000000001E48F24"/> + <ClkRangeDefRecord clock="8" value="0x0000000001400A00"/> + <ClkEnMasks value="0x000000000DFF0F8F"/> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80"/> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433"/> + <SSCCTL_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/QM87_8Mx2.xml b/RomImage/XmlFiles/QM87_8Mx2.xml new file mode 100644 index 0000000..a02ab02 --- /dev/null +++ b/RomImage/XmlFiles/QM87_8Mx2.xml @@ -0,0 +1,764 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="QM87"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0x0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0x0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0x0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0x0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0x0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0x0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0x0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0x0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI (50MHz supported only on C610). This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="101: Port 6" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <DmiLaneReversal value="false" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well."/> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well."/> + <SataPort4PciePort1Mode value="Statically assigned to SATA Port 4" value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\bios\HSW_LP_LPT_V131_03_Release.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\gbe\nahum6_clarksville_mobile_1_3.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="13" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="3" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\me\me9.1_5m_production.bin" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="0x0082 TAYLOR" value_list="0x088E JACKSON,,0x0087 KILMER,,0x422B PUMA,,0x08B1 WILKINS,,0x0082 TAYLOR" edit="true" visible="true" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="0x01 EN" value_list="0x02 FR,,0x03 GER,,0x04 CH,,0x05 JPN,,0x06 RUS,,0x07 ITA,,0x08 ESP,,0x09 PTB,,0x0A KOR,,0x0B CHS,,0x0C ARA,,0x0D CZE,,0x0E DAN,,0x0F GRE,,0x10 FIN,,0x11 HEB,,0x12 HUN,,0x13 DUT,,0x14 NOR,,0x15 POL,,0x16 POR,,0x17 SLK,,0x18 SLV,,0x19 SWE,,0x1A THA,,0x1B TUR,,0x01 EN" edit="true" visible="true" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x86" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="EMULATE Intel (R) vPro (TM) capable Processor" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="true" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="true" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="false" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="false" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="All" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Disabled" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="0" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Buffered" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xFFFFFFCD"/> + <SECURITY1 value="0xFFFFF9FF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000F2"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x070F7F99"/> + <MODDIV_FB value="0x00000134"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000021"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x0000005C"/> + <SFR0 value="0x00020301"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x00000000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x00000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x00000000"/> + <CMNRSTFSM value="0x00001D4C"/> + <SSCDIVINTPHASE_DCLK135 value="0x00000024"/> + <SSCDITHPHASE_DCLK135 value="0x00000000"/> + <SSCTRIPARAM_DCLK135 value="0x27708028"/> + <SSCCTL_DCLK135 value="0x00000001"/> + <SSCAUXDIV_DCLK135 value="0x00000021"/> + <SSCMISC_DCLK135 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLK135 value="0x000029C5"/> + <SSCRSVD_DCLK135 value="0x00000000"/> + <SSCANACTL_DCLK135 value="0xFA8F61FF"/> + <SSCRSTFSM_DCLK135 value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLK135 value="0x00000000"/> + <SSCDFXPHSPLN1_DCLK135 value="0x00000000"/> + <SSCDFXMISC0_DCLK135 value="0x02000000"/> + <SSCDFXMISC1_DCLK135 value="0x00000000"/> + <SSCDFXMON_DCLK135 value="0x00000000"/> + <SSCDFXMISR0_DCLK135 value="0x00400001"/> + <SSCDFXMISR1_DCLK135 value="0x00000000"/> + <SSCDFXCNT_DCLK135 value="0x00000000"/> + <SSCVISA0_DCLK135 value="0x00000000"/> + <SSCVISA1_DCLK135 value="0x00000000"/> + <SSCVISA2_DCLK135 value="0x00000000"/> + <SSCDIVINTPHASE_DMI100 value="0x00000032"/> + <SSCDITHPHASE_DMI100 value="0x00000000"/> + <SSCTRIPARAM_DMI100 value="0x12404038"/> + <SSCCTL_DMI100 value="0x00000001"/> + <SSCAUXDIV_DMI100 value="0x00000029"/> + <SSCMISC_DMI100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DMI100 value="0x000029C5"/> + <SSCRSVD_DMI100 value="0x00000000"/> + <SSCANACTL_DMI100 value="0x3B8F616F"/> + <SSCRSTFSM_DMI100 value="0x004D0012"/> + <SSCDFXPHSPLN0_DMI100 value="0x00000000"/> + <SSCDFXPHSPLN1_DMI100 value="0x00000000"/> + <SSCDFXMISC0_DMI100 value="0x02000000"/> + <SSCDFXMISC1_DMI100 value="0x00000000"/> + <SSCDFXMON_DMI100 value="0x00000000"/> + <SSCDFXMISR0_DMI100 value="0x00400001"/> + <SSCDFXMISR1_DMI100 value="0x00000000"/> + <SSCDFXCNT_DMI100 value="0x00000000"/> + <SSCVISA0_DMI100 value="0x00000000"/> + <SSCVISA1_DMI100 value="0x00000000"/> + <SSCVISA2_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000032"/> + <SSCDITHPHASE_PCHCIE100 value="0x00000000"/> + <SSCTRIPARAM_PCHPCIE100 value="0x12404038"/> + <SSCCTL_PCHPCIE100 value="0x00000000"/> + <SSCAUXDIV_PCHPCIE100 value="0x00000029"/> + <SSCMISC_PCHPCIE100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_PCHPCIE100 value="0x000029C5"/> + <SSCRSVD_PCHPCIE100 value="0x00000000"/> + <SSCANACTL_PCHPCIE100 value="0xFA8F61FF"/> + <SSCRSTFSM_PCHPCIE100 value="0x004D0012"/> + <SSCDFXPHSPLN0_PCHPCIE100 value="0x00000000"/> + <SSCDFXPHSPLN1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISC0_PCHPCIE100 value="0x02000000"/> + <SSCDFXMISC1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMON_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISR0_PCHPCIE100 value="0x00400001"/> + <SSCDFXMISR1_PCHPCIE100 value="0x00000000"/> + <SSCDFXCNT_PCHPCIE100 value="0x00000000"/> + <SSCVISA0_PCHPCIE100 value="0x00000000"/> + <SSCVISA1_PCHPCIE100 value="0x00000000"/> + <SSCVISA2_PCHPCIE100 value="0x00000000"/> + <SSCDIVINTPHASE_DCLKBEND value="0x00000024"/> + <SSCDITHPHASE_DCLKBEND value="0x00000000"/> + <SSCTRIPARAM_DCLKBEND value="0x27708028"/> + <SSCCTL_DCLKBEND value="0x00000109"/> + <SSCAUXDIV_DCLKBEND value="0x00000021"/> + <SSCMISC_DCLKBEND value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLKBEND value="0x000029C5"/> + <SSCRSVD_DCLKBEND value="0x00000000"/> + <SSCANACTL_DCLKBEND value="0xFA8F61FF"/> + <SSCRSTFSM_DCLKBEND value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLKBEND value="0x00000000"/> + <SSCDFXPHSPLN1_DCLKBEND value="0x00000000"/> + <SSCDFXMISC0_DCLKBEND value="0x02000000"/> + <SSCDFXMISC1_DCLKBEND value="0x00000000"/> + <SSCDFXMON_DCLKBEND value="0x00000000"/> + <SSCDFXMISR0_DCLKBEND value="0x00400001"/> + <SSCDFXMISR1_DCLKBEND value="0x00000000"/> + <SSCDFXCNT_DCLKBEND value="0x00000000"/> + <SSCVISA0_DCLKBEND value="0x00000000"/> + <SSCVISA1_DCLKBEND value="0x00000000"/> + <SSCVISA2_DCLKBEND value="0x00000000"/> + <SSCDIVINTPHASE_VGACLK value="0x00000024"/> + <SSCDITHPHASE_VGACLK value="0x00000000"/> + <SSCTRIPARAM_VGACLK value="0x27708028"/> + <SSCCTL_VGACLK value="0x00000009"/> + <SSCAUXDIV_VGACLK value="0x00000021"/> + <SSCMISC_VGACLK value="0x00000000"/> + <SSCTRIPARAMEXTRA_VGACLK value="0x000029C5"/> + <SSCRSVD_VGACLK value="0x00000000"/> + <SSCANACTL_VGACLK value="0x3B8F616F"/> + <SSCRSTFSM_VGACLK value="0x004D0012"/> + <SSCDFXPHSPLN0_VGACLK value="0x00000000"/> + <SSCDFXPHSPLN1_VGACLK value="0x00000000"/> + <SSCDFXMISC0_VGACLK value="0x02000000"/> + <SSCDFXMISC1_VGACLK value="0x00000000"/> + <SSCDFXMON_VGACLK value="0x00000000"/> + <SSCDFXMISR0_VGACLK value="0x00400001"/> + <SSCDFXMISR1_VGACLK value="0x00000000"/> + <SSCDFXCNT_VGACLK value="0x00000000"/> + <SSCVISA0_VGACLK value="0x00000000"/> + <SSCVISA1_VGACLK value="0x00000000"/> + <SSCVISA2_VGACLK value="0x00000000"/> + <SSCDIVINTPHASE_USB96 value="0x00000834"/> + <SSCDITHPHASE_USB96 value="0x00000000"/> + <SSCTRIPARAM_USB96 value="0x12700000"/> + <SSCCTL_USB96 value="0x00000008"/> + <SSCAUXDIV_USB96 value="0x00000021"/> + <SSCMISC_USB96 value="0x00000000"/> + <SSCTRIPARAMEXTRA_USB96 value="0x000029C5"/> + <SSCRSVD_USB96 value="0x00000000"/> + <SSCANACTL_USB96 value="0xFA8F61FF"/> + <SSCRSTFSM_USB96 value="0x004D0012"/> + <SSCDFXPHSPLN0_USB96 value="0x00000000"/> + <SSCDFXPHSPLN1_USB96 value="0x00000000"/> + <SSCDFXMISC0_USB96 value="0x02000000"/> + <SSCDFXMISC1_USB96 value="0x00000000"/> + <SSCDFXMON_USB96 value="0x00000000"/> + <SSCDFXMISR0_USB96 value="0x00400001"/> + <SSCDFXMISR1_USB96 value="0x00000000"/> + <SSCDFXCNT_USB96 value="0x00000000"/> + <SSCVISA0_USB96 value="0x00000000"/> + <SSCVISA1_USB96 value="0x00000000"/> + <SSCVISA2_USB96 value="0x00000000"/> + <SSCDIVINTPHASE_REF14 value="0x000012B8"/> + <SSCDITHPHASE_REF14 value="0x24489123"/> + <SSCTRIPARAM_REF14 value="0x12700000"/> + <SSCCTL_REF14 value="0x00000008"/> + <SSCAUXDIV_REF14 value="0x00000031"/> + <SSCMISC_REF14 value="0x00000000"/> + <SSCTRIPARAMEXTRA_REF14 value="0x000029C5"/> + <SSCRSVD_REF14 value="0x00000000"/> + <SSCANACTL_REF14 value="0x3B8F616F"/> + <SSCRSTFSM_REF14 value="0x004D0012"/> + <SSCDFXPHSPLN0_REF14 value="0x00000000"/> + <SSCDFXPHSPLN1_REF14 value="0x00000000"/> + <SSCDFXMISC0_REF14 value="0x02000000"/> + <SSCDFXMISC1_REF14 value="0x00000000"/> + <SSCDFXMON_REF14 value="0x00000000"/> + <SSCDFXMISR0_REF14 value="0x00400001"/> + <SSCDFXMISR1_REF14 value="0x00000000"/> + <SSCDFXCNT_REF14 value="0x00000000"/> + <SSCVISA0_REF14 value="0x00000000"/> + <SSCVISA1_REF14 value="0x00000000"/> + <SSCVISA2_REF14 value="0x00000000"/> + <SSCDIVINTPHASE_27S value="0x00000024"/> + <SSCDITHPHASE_27S value="0x00000000"/> + <SSCTRIPARAM_27S value="0x12700000"/> + <SSCCTL_27S value="0x00000001"/> + <SSCAUXDIV_27S value="0x00000029"/> + <SSCMISC_27S value="0x00000000"/> + <SSCTRIPARAMEXTRA_27S value="0x000029C5"/> + <SSCRSVD_27S value="0x00000000"/> + <SSCANACTL_27S value="0x0A8F61FD"/> + <SSCRSTFSM_27S value="0x004D0012"/> + <SSCDFXPHSPLN0_27S value="0x00000000"/> + <SSCDFXPHSPLN1_27S value="0x00000000"/> + <SSCDFXMISC0_27S value="0x02000000"/> + <SSCDFXMISC1_27S value="0x00000000"/> + <SSCDFXMON_27S value="0x00000000"/> + <SSCDFXMISR0_27S value="0x00400001"/> + <SSCDFXMISR1_27S value="0x00000000"/> + <SSCDFXCNT_27S value="0x00000000"/> + <SSCVISA0_27S value="0x00000000"/> + <SSCVISA1_27S value="0x00000000"/> + <SSCVISA2_27S value="0x00000000"/> + <DIV0_27NS value="0x20428417"/> + <DIV1_27S value="0x200A8103"/> + <DIV_PCI33 value="0x00030203"/> + <DIV_FLEX4824 value="0x00030103"/> + <DIV_MECLK value="0x00220905"/> + <DIV_VECLK value="0x00228203"/> + <DBUFF0_CLKOUT_ITPXDP value="0x00000F01"/> + <DBUFF1_CLKOUT_ITPXDP value="0x7F07070F"/> + <DBUFF0_CLKOUT_DMI value="0x00000F01"/> + <DBUFF1_CLKOUT_DMI value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC0 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC0 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC1 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC1 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC2 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC2 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC3 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC3 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC4 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC4 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC5 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC5 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC6 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC6 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC7 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC7 value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGA value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGA value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGB value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGB value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_SSC value="0x00000F00"/> + <DBUFF1_CLKOUT_DP_SSC value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_NSSC value="0x00000F01"/> + <DBUFF1_CLKOUT_DP_NSSC value="0x7F07070F"/> + <ICCMTR value="0x00000000"/> + <OCKEN value="0x7DFF0F8F"/> + <MDYNCTL value="0x00000000"/> + <RSVD_0C value="0x00000000"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBEN value="0x00000F8F"/> + <SEFLXBP value="0x00009999"/> + <SEPCICLKBP value="0x00099999"/> + <RSVD_2C value="0x00000000"/> + <RSVD_30 value="0x00000000"/> + <RSVD_34 value="0x00000000"/> + <RSVD_38 value="0x00000000"/> + <RSVD_3C value="0x00000000"/> + <DCOSS value="0x00000400"/> + <SECOSS value="0x00002516"/> + <MCSS value="0x00000001"/> + <PLLRCS value="0x00011114"/> + <RSVD_50 value="0x00000000"/> + <RSVD_54 value="0x00000000"/> + <RSVD_58 value="0x00000000"/> + <RSVD_5C value="0x00000000"/> + <ICCCTL value="0x00000018"/> + <ICC_SPARE value="0x00000000"/> + <PMPCI value="0x00000000"/> + <PM1SRCCLK value="0x76543210"/> + <PM2SRCCLK value="0x00000098"/> + <ICCSFBV value="0x00000000"/> + <ICCSSBV value="0x00000002"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000000001B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="4" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="5" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="6" value="0x0000000001C20E10"/> + <ClkRangeDefRecord clock="7" value="0x0000000001E48F24"/> + <ClkRangeDefRecord clock="8" value="0x0000000001400A00"/> + <ClkEnMasks value="0x000000000DFF0F8F"/> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80"/> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433"/> + <SSCCTL_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/ULT_FFRD_ME_1_5.xml b/RomImage/XmlFiles/ULT_FFRD_ME_1_5.xml new file mode 100644 index 0000000..333c1e0 --- /dev/null +++ b/RomImage/XmlFiles/ULT_FFRD_ME_1_5.xml @@ -0,0 +1,601 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="2.22"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="Premium"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="1" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="false" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="true" edit="false" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPowerControl value="GPIO12 default is General Purpose (GP) output" value_list="GPIO12 is used in native mode as LANPHYPC,,GPIO12 default is General Purpose (GP) output" edit="false" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI. This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="true" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="true" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="false" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="00: No PHY connected" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="false" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="100: Port 5 Lane 2" value_list="000: Port 3,,001: Port 4,,010: Port 5 Lane 0,,011: Port 5 Lane 1,,100: Port 5 Lane 2,,101: Port 5 Lane 3" edit="true" visible="true" name="GbE PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port3PciePort1Mode value="PCIe Lane 1 is statically assigned to USB3 Port 3" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 3" edit="true" visible="true" name="USB3 Port 3 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port1 Mode register that resides in the core well."/> + <Usb3Port4PciePort2Mode value="PCIe Lane 2 is statically assigned to USB3 Port 4" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 4" edit="true" visible="true" name="USB3 Port 4 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port2 Mode register that resides in the core well."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + <FtpmStrapDisable value="Yes" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Platform Trust Technology Permanent Disable" help_text="Yes: PTT disabled. No: PTT enabled."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PCIeLaneReversal3 value="PCIe Port 6 Lane 0-3 are not reversed" value_list="PCIe Port 6 Lane 0-3 are not reversed,,PCIe Port 6 Lane 0-3 are reversed when Port 6 is configured as 1x4" edit="true" visible="true" name="PCIe Lane Reversal 3" help_text="Bit lane reversal behavior for PCIe Port 6 if configured as a x4 PCIe port."/> + <PciePortConfigStrap3 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 3" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 6."/> + <PciePortConfigStrap2 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 5."/> + <Sata0PcieP6L3Mode value="Statically assigned to SATA Port 0" value_list="Statically assigned to SATA Port 0,,Statically assigned to PCIe Port 6 Lane 3,,Assigned based on the native mode of GPIO34 pin" edit="true" visible="true" name="SATA Port 0 PCIe Port 6 Lane 3 Mode" help_text="Set SATA Port 0 PCIe Port 6 Lane 3 Mode. If the native mode of GIPO34 pin is a '1', then it is assigned to SATA Port 0, else it is assigned to PCIe Port 6 Lane 3."/> + <Sata1PcieP6L2Mode value="Statically assigned to SATA Port 1" value_list="Statically assigned to SATA Port 1,,Statically assigned to PCIe Port 6 Lane 2,,Assigned based on the native mode of GPIO35 pin" edit="true" visible="true" name="SATA Port 1 PCIe Port 6 Lane 2 Mode" help_text="Set SATA Port 1 PCIe Port 6 Lane 2 Mode. If the native mode of GIPO35 pin is a '1', then it is assigned to SATA Port 1, else it is assigned to PCIe Port 6 Lane 2."/> + <Sata2PcieP6L1Mode value="Statically assigned to SATA Port 2" value_list="Statically assigned to SATA Port 2,,Statically assigned to PCIe Port 6 Lane 1,,Assigned based on the native mode of GPIO36 pin" edit="true" visible="true" name="SATA Port 2 PCIe Port 6 Lane 1 Mode" help_text="Set SATA Port 2 PCIe Port 6 Lane 1 Mode. If the native mode of GIPO36 pin is a '1', then it is assigned to SATA Port 2, else it is assigned to PCIe Port 6 Lane 1."/> + <Sata3PcieP6L0Mode value="Assigned based on the native mode of GPIO37 pin" value_list="Statically assigned to SATA Port 3,,Statically assigned to PCIe Port 6 Lane 0,,Assigned based on the native mode of GPIO37 pin" edit="true" visible="true" name="SATA Port 3 PCIe Port 6 Lane 0 Mode" help_text="Set SATA Port 3 PCIe Port 6 Lane 0 Mode. If the native mode of GIPO37 pin is a '1', then it is assigned to SATA Port 3, else it is assigned to PCIe Port 6 Lane 0."/> + <BackboneClkSrcSelect value="OPI PLL is the source" value_list="OPI PLL is the source,,PCIe PLL is the source" edit="true" visible="true" name="Backbone Clock Source Select" help_text="Select the Backbone Clock Source"/> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x2" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\BIOS\LP_LPT0131_03_ReleaseBIOS_svn0_ProdSigned.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\GbE\NAHUM6_LP_CLARKVILLE_ULT_6.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="6" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="4" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="false" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\ME\ME9.5_1.5M_Production.BIN" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x80" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + <fTpmShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel (R) Platform Trust Technology Enable/Disable" help_text="This enables Intel (R) Platform Trust Technology if the corresponding softstrap is enabled and Enable Intel (R) Platform Trust Technology is enabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="true" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO26" value_list="GPIO26,,GPIO73" edit="true" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <PlatformTrust name="Intel (R) Platform Trust Technology"> + <PttFpfEnable value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel PTT HW Enable/Disable" help_text="Enabled: PTT FPF setting set to enabled. Setting is committed at EOM. Disabled: PTT FPF setting set to disabled. Setting is commited at EOM."/> + </PlatformTrust> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM,,SVT" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush,,Deferred PG" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xBFFFFFFC"/> + <SECURITY1 value="0xFFFFFFFF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000FA"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x03077F55"/> + <MODDIV_FB value="0xA0020249"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000000"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x00000048"/> + <SFR0 value="0x00021300"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x007F0000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x0F000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x007F0000"/> + <CMNRSTFSM1 value="0x1BC30F00"/> + <CMNRSTFSM2 value="0x08060042"/> + <COMMON_RSVD value="0x00000000"/> + <GLOBCFG_CB value="0x0D800000"/> + <SSCDIVINTPHASE_DP135 value="0x00000024"/> + <SSCDITHPHASE_DP135 value="0x00000000"/> + <SSCTRIPARAM_DP135 value="0x27708028"/> + <SSCCTL_DP135 value="0x00000001"/> + <SSCAUXDIV_DP135 value="0x00000029"/> + <SSCMISC_DP135 value="0x0000F000"/> + <SSCTRIPARAMEXTRA_DP135 value="0x000029C5"/> + <SSCRSVD_DP135 value="0x00000000"/> + <SSCANACTL_DP135 value="0x0A8F61FD"/> + <SSCRSTFSM_DP135 value="0x00000000"/> + <SSCDFXPHSPLN0_DP135 value="0x00000000"/> + <SSCDFXPHSPLN1_DP135 value="0x00000000"/> + <SSCDFXMISC0_DP135 value="0x02000000"/> + <SSCDFXMISC1_DP135 value="0x00000000"/> + <SSCDFXMON_DP135 value="0x00000000"/> + <SSCDFXMISR0_DP135 value="0x00400001"/> + <SSCDFXMISR1_DP135 value="0x00000000"/> + <SSCDFXCNT_DP135 value="0x00000000"/> + <SSCVISA0_DP135 value="0x00000000"/> + <SSCVISA1_DP135 value="0x00000000"/> + <SSCVISA2_DP135 value="0x00000000"/> + <SSCRSVD2_DP135 value="0x00000000"/> + <GLOBCFG_DP135 value="0x00800500"/> + <SSCDIVINTPHASE_CPU100 value="0x00000032"/> + <SSCDITHPHASE_CPU100 value="0x00000000"/> + <SSCTRIPARAM_CPU100 value="0x12404038"/> + <SSCCTL_CPU100 value="0x00000000"/> + <SSCAUXDIV_CPU100 value="0x00000029"/> + <SSCMISC_CPU100 value="0x0000F000"/> + <SSCTRIPARAMEXTRA_CPU100 value="0x000029C5"/> + <SSCRSVD_CPU100 value="0x00000000"/> + <SSCANACTL_CPU100 value="0x0A8F61FD"/> + <SSCRSTFSM_CPU100 value="0x00000000"/> + <SSCDFXPHSPLN0_CPU100 value="0x00000000"/> + <SSCDFXPHSPLN1_CPU100 value="0x00000000"/> + <SSCDFXMISC0_CPU100 value="0x02000000"/> + <SSCDFXMISC1_CPU100 value="0x00000000"/> + <SSCDFXMON_CPU100 value="0x00000000"/> + <SSCDFXMISR0_CPU100 value="0x00400001"/> + <SSCDFXMISR1_CPU100 value="0x00000000"/> + <SSCDFXCNT_CPU100 value="0x00000000"/> + <SSCVISA0_CPU100 value="0x00000000"/> + <SSCVISA1_CPU100 value="0x00000000"/> + <SSCVISA2_CPU100 value="0x00000000"/> + <SSCRSVD2_CPU100 value="0x00000000"/> + <GLOBCFG_CPU100 value="0x00800500"/> + <DIV0_GEN0_ME value="0x004A1105"/> + <DIV0_GEN1_ME value="0x00028203"/> + <DBUFF0_GEN0_CPUNS value="0x00000B01"/> + <DBUFF0_GEN1_CPUNS value="0x7F111100"/> + <DBUFF1_GEN0_DP value="0x00000B00"/> + <DBUFF1_GEN1_DP value="0x7F111100"/> + <DBUFF2_GEN0_CPU value="0x00000B01"/> + <DBUFF2_GEN1_CPU value="0x7F111100"/> + <DBUFF3_GEN0_ITPXDP value="0x00000F01"/> + <DBUFF3_GEN1_ITPXDP value="0x7F07070F"/> + <DBUFF4_GEN0_SRC value="0x00000F01"/> + <DBUFF4_GEN1_SRC value="0x7F07070F"/> + <OCKEN value="0x713F0003"/> + <TMCSRCCLK value="0x00000000"/> + <RSVD_08 value="0x00000000"/> + <ENSRCCLKREQ value="0x0000003F"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBMISC value="0x00000603"/> + <SEOBP value="0x00000088"/> + <CSS value="0x01990000"/> + <ICCCTL value="0x00010001"/> + <PM value="0x00032603"/> + <PMSRCCLK value="0x0002C688"/> + <RSVD_38 value="0x00000000"/> + <ICCSFBV value="0x00020000"/> + <RSVD_40 value="0x00000000"/> + <RSVD_44 value="0x00000000"/> + <RSVD_48 value="0x00000000"/> + <RSVD_4C value="0x00000000"/> + <VISAULMMISCCTL value="0x00000000"/> + <VISAOUTBYTESEL1 value="0x00000000"/> + <VISAOUTBYTESEL2 value="0x00000000"/> + <VISAFXBSEL0 value="0x00000000"/> + <VISAFXBSEL1 value="0x00000000"/> + <VISAFXBSEL2 value="0x00000000"/> + <RSVD_68 value="0x00000000"/> + <RSVD_6C value="0x00000000"/> + <RSVD_70 value="0x00000000"/> + <RSVD_74 value="0x00000000"/> + <RSVD_78 value="0x00000000"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000003221400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="4" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="5" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="6" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="7" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="8" value="0x0000000000000000"/> + <ClkEnMasks value="0x00000000013F0003"/> + </Profile> + <Profile name="WiMax3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_CPU100 value="0x00000333"/> + <SSCTRIPARAM_CPU100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x0000DF32A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/ULT_ME_1_5.xml b/RomImage/XmlFiles/ULT_ME_1_5.xml new file mode 100644 index 0000000..6a179cd --- /dev/null +++ b/RomImage/XmlFiles/ULT_ME_1_5.xml @@ -0,0 +1,601 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="2.22"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="Premium"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPowerControl value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 is used in native mode as LANPHYPC,,GPIO12 default is General Purpose (GP) output" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI. This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="100: Port 5 Lane 2" value_list="000: Port 3,,001: Port 4,,010: Port 5 Lane 0,,011: Port 5 Lane 1,,100: Port 5 Lane 2,,101: Port 5 Lane 3" edit="true" visible="true" name="GbE PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port3PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 3" edit="true" visible="true" name="USB3 Port 3 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port1 Mode register that resides in the core well."/> + <Usb3Port4PciePort2Mode value="PCIe Lane 2 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 4" edit="true" visible="true" name="USB3 Port 4 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port2 Mode register that resides in the core well."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + <FtpmStrapDisable value="Yes" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Platform Trust Technology Permanent Disable" help_text="Yes: PTT disabled. No: PTT enabled."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PCIeLaneReversal3 value="PCIe Port 6 Lane 0-3 are not reversed" value_list="PCIe Port 6 Lane 0-3 are not reversed,,PCIe Port 6 Lane 0-3 are reversed when Port 6 is configured as 1x4" edit="true" visible="true" name="PCIe Lane Reversal 3" help_text="Bit lane reversal behavior for PCIe Port 6 if configured as a x4 PCIe port."/> + <PciePortConfigStrap3 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 3" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 6."/> + <PciePortConfigStrap2 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 5."/> + <Sata0PcieP6L3Mode value="Statically assigned to SATA Port 0" value_list="Statically assigned to SATA Port 0,,Statically assigned to PCIe Port 6 Lane 3,,Assigned based on the native mode of GPIO34 pin" edit="true" visible="true" name="SATA Port 0 PCIe Port 6 Lane 3 Mode" help_text="Set SATA Port 0 PCIe Port 6 Lane 3 Mode. If the native mode of GIPO34 pin is a '1', then it is assigned to SATA Port 0, else it is assigned to PCIe Port 6 Lane 3."/> + <Sata1PcieP6L2Mode value="Statically assigned to SATA Port 1" value_list="Statically assigned to SATA Port 1,,Statically assigned to PCIe Port 6 Lane 2,,Assigned based on the native mode of GPIO35 pin" edit="true" visible="true" name="SATA Port 1 PCIe Port 6 Lane 2 Mode" help_text="Set SATA Port 1 PCIe Port 6 Lane 2 Mode. If the native mode of GIPO35 pin is a '1', then it is assigned to SATA Port 1, else it is assigned to PCIe Port 6 Lane 2."/> + <Sata2PcieP6L1Mode value="Statically assigned to SATA Port 2" value_list="Statically assigned to SATA Port 2,,Statically assigned to PCIe Port 6 Lane 1,,Assigned based on the native mode of GPIO36 pin" edit="true" visible="true" name="SATA Port 2 PCIe Port 6 Lane 1 Mode" help_text="Set SATA Port 2 PCIe Port 6 Lane 1 Mode. If the native mode of GIPO36 pin is a '1', then it is assigned to SATA Port 2, else it is assigned to PCIe Port 6 Lane 1."/> + <Sata3PcieP6L0Mode value="Assigned based on the native mode of GPIO37 pin" value_list="Statically assigned to SATA Port 3,,Statically assigned to PCIe Port 6 Lane 0,,Assigned based on the native mode of GPIO37 pin" edit="true" visible="true" name="SATA Port 3 PCIe Port 6 Lane 0 Mode" help_text="Set SATA Port 3 PCIe Port 6 Lane 0 Mode. If the native mode of GIPO37 pin is a '1', then it is assigned to SATA Port 3, else it is assigned to PCIe Port 6 Lane 0."/> + <BackboneClkSrcSelect value="OPI PLL is the source" value_list="OPI PLL is the source,,PCIe PLL is the source" edit="true" visible="true" name="Backbone Clock Source Select" help_text="Select the Backbone Clock Source"/> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x2" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\BIOS\LP_LPT0131_03_ReleaseBIOS_svn0_ProdSigned.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\GbE\NAHUM6_LP_CLARKVILLE_ULT_6.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="6" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="4" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\ME\ME9.5_1.5M_Production.BIN" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x80" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + <fTpmShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel (R) Platform Trust Technology Enable/Disable" help_text="This enables Intel (R) Platform Trust Technology if the corresponding softstrap is enabled and Enable Intel (R) Platform Trust Technology is enabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="true" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO26" value_list="GPIO26,,GPIO73" edit="true" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <PlatformTrust name="Intel (R) Platform Trust Technology"> + <PttFpfEnable value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel PTT HW Enable/Disable" help_text="Enabled: PTT FPF setting set to enabled. Setting is committed at EOM. Disabled: PTT FPF setting set to disabled. Setting is commited at EOM."/> + </PlatformTrust> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM,,SVT" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush,,Deferred PG" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xBFFFFFFC"/> + <SECURITY1 value="0xFFFFFFFF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000FA"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x03077F55"/> + <MODDIV_FB value="0xA0020249"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000000"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x00000048"/> + <SFR0 value="0x00021300"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x007F0000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x0F000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x007F0000"/> + <CMNRSTFSM1 value="0x1BC30F00"/> + <CMNRSTFSM2 value="0x08060042"/> + <COMMON_RSVD value="0x00000000"/> + <GLOBCFG_CB value="0x0D800000"/> + <SSCDIVINTPHASE_DP135 value="0x00000024"/> + <SSCDITHPHASE_DP135 value="0x00000000"/> + <SSCTRIPARAM_DP135 value="0x27708028"/> + <SSCCTL_DP135 value="0x00000001"/> + <SSCAUXDIV_DP135 value="0x00000029"/> + <SSCMISC_DP135 value="0x0000F000"/> + <SSCTRIPARAMEXTRA_DP135 value="0x000029C5"/> + <SSCRSVD_DP135 value="0x00000000"/> + <SSCANACTL_DP135 value="0x0A8F61FD"/> + <SSCRSTFSM_DP135 value="0x00000000"/> + <SSCDFXPHSPLN0_DP135 value="0x00000000"/> + <SSCDFXPHSPLN1_DP135 value="0x00000000"/> + <SSCDFXMISC0_DP135 value="0x02000000"/> + <SSCDFXMISC1_DP135 value="0x00000000"/> + <SSCDFXMON_DP135 value="0x00000000"/> + <SSCDFXMISR0_DP135 value="0x00400001"/> + <SSCDFXMISR1_DP135 value="0x00000000"/> + <SSCDFXCNT_DP135 value="0x00000000"/> + <SSCVISA0_DP135 value="0x00000000"/> + <SSCVISA1_DP135 value="0x00000000"/> + <SSCVISA2_DP135 value="0x00000000"/> + <SSCRSVD2_DP135 value="0x00000000"/> + <GLOBCFG_DP135 value="0x00800500"/> + <SSCDIVINTPHASE_CPU100 value="0x00000032"/> + <SSCDITHPHASE_CPU100 value="0x00000000"/> + <SSCTRIPARAM_CPU100 value="0x12404038"/> + <SSCCTL_CPU100 value="0x00000000"/> + <SSCAUXDIV_CPU100 value="0x00000029"/> + <SSCMISC_CPU100 value="0x0000F000"/> + <SSCTRIPARAMEXTRA_CPU100 value="0x000029C5"/> + <SSCRSVD_CPU100 value="0x00000000"/> + <SSCANACTL_CPU100 value="0x0A8F61FD"/> + <SSCRSTFSM_CPU100 value="0x00000000"/> + <SSCDFXPHSPLN0_CPU100 value="0x00000000"/> + <SSCDFXPHSPLN1_CPU100 value="0x00000000"/> + <SSCDFXMISC0_CPU100 value="0x02000000"/> + <SSCDFXMISC1_CPU100 value="0x00000000"/> + <SSCDFXMON_CPU100 value="0x00000000"/> + <SSCDFXMISR0_CPU100 value="0x00400001"/> + <SSCDFXMISR1_CPU100 value="0x00000000"/> + <SSCDFXCNT_CPU100 value="0x00000000"/> + <SSCVISA0_CPU100 value="0x00000000"/> + <SSCVISA1_CPU100 value="0x00000000"/> + <SSCVISA2_CPU100 value="0x00000000"/> + <SSCRSVD2_CPU100 value="0x00000000"/> + <GLOBCFG_CPU100 value="0x00800500"/> + <DIV0_GEN0_ME value="0x004A1105"/> + <DIV0_GEN1_ME value="0x00028203"/> + <DBUFF0_GEN0_CPUNS value="0x00000B01"/> + <DBUFF0_GEN1_CPUNS value="0x7F111100"/> + <DBUFF1_GEN0_DP value="0x00000B00"/> + <DBUFF1_GEN1_DP value="0x7F111100"/> + <DBUFF2_GEN0_CPU value="0x00000B01"/> + <DBUFF2_GEN1_CPU value="0x7F111100"/> + <DBUFF3_GEN0_ITPXDP value="0x00000F01"/> + <DBUFF3_GEN1_ITPXDP value="0x7F07070F"/> + <DBUFF4_GEN0_SRC value="0x00000F01"/> + <DBUFF4_GEN1_SRC value="0x7F07070F"/> + <OCKEN value="0x713F0003"/> + <TMCSRCCLK value="0x00000000"/> + <RSVD_08 value="0x00000000"/> + <ENSRCCLKREQ value="0x0000003F"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBMISC value="0x00000603"/> + <SEOBP value="0x00000088"/> + <CSS value="0x01990000"/> + <ICCCTL value="0x00010001"/> + <PM value="0x00032603"/> + <PMSRCCLK value="0x0002C688"/> + <RSVD_38 value="0x00000000"/> + <ICCSFBV value="0x00020000"/> + <RSVD_40 value="0x00000000"/> + <RSVD_44 value="0x00000000"/> + <RSVD_48 value="0x00000000"/> + <RSVD_4C value="0x00000000"/> + <VISAULMMISCCTL value="0x00000000"/> + <VISAOUTBYTESEL1 value="0x00000000"/> + <VISAOUTBYTESEL2 value="0x00000000"/> + <VISAFXBSEL0 value="0x00000000"/> + <VISAFXBSEL1 value="0x00000000"/> + <VISAFXBSEL2 value="0x00000000"/> + <RSVD_68 value="0x00000000"/> + <RSVD_6C value="0x00000000"/> + <RSVD_70 value="0x00000000"/> + <RSVD_74 value="0x00000000"/> + <RSVD_78 value="0x00000000"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000003221400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="4" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="5" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="6" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="7" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="8" value="0x0000000000000000"/> + <ClkEnMasks value="0x00000000013F0003"/> + </Profile> + <Profile name="WiMax3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_CPU100 value="0x00000333"/> + <SSCTRIPARAM_CPU100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x0000DF32A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/ULT_ME_5.xml b/RomImage/XmlFiles/ULT_ME_5.xml new file mode 100644 index 0000000..3e49b94 --- /dev/null +++ b/RomImage/XmlFiles/ULT_ME_5.xml @@ -0,0 +1,601 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="2.22"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="Premium"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPowerControl value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 is used in native mode as LANPHYPC,,GPIO12 default is General Purpose (GP) output" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI. This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="100: Port 5 Lane 2" value_list="000: Port 3,,001: Port 4,,010: Port 5 Lane 0,,011: Port 5 Lane 1,,100: Port 5 Lane 2,,101: Port 5 Lane 3" edit="true" visible="true" name="GbE PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port3PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 3" edit="true" visible="true" name="USB3 Port 3 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port1 Mode register that resides in the core well."/> + <Usb3Port4PciePort2Mode value="PCIe Lane 2 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 4" edit="true" visible="true" name="USB3 Port 4 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port2 Mode register that resides in the core well."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + <FtpmStrapDisable value="Yes" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Platform Trust Technology Permanent Disable" help_text="Yes: PTT disabled. No: PTT enabled."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PCIeLaneReversal3 value="PCIe Port 6 Lane 0-3 are not reversed" value_list="PCIe Port 6 Lane 0-3 are not reversed,,PCIe Port 6 Lane 0-3 are reversed when Port 6 is configured as 1x4" edit="true" visible="true" name="PCIe Lane Reversal 3" help_text="Bit lane reversal behavior for PCIe Port 6 if configured as a x4 PCIe port."/> + <PciePortConfigStrap3 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 3" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 6."/> + <PciePortConfigStrap2 value="11: 1x4" value_list="00: 1x1,,10: 1x2,,11: 1x4" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="Set the default value of the PCI Express port Configuration 2 register covering PCIe port 5."/> + <Sata0PcieP6L3Mode value="Statically assigned to SATA Port 0" value_list="Statically assigned to SATA Port 0,,Statically assigned to PCIe Port 6 Lane 3,,Assigned based on the native mode of GPIO34 pin" edit="true" visible="true" name="SATA Port 0 PCIe Port 6 Lane 3 Mode" help_text="Set SATA Port 0 PCIe Port 6 Lane 3 Mode. If the native mode of GIPO34 pin is a '1', then it is assigned to SATA Port 0, else it is assigned to PCIe Port 6 Lane 3."/> + <Sata1PcieP6L2Mode value="Statically assigned to SATA Port 1" value_list="Statically assigned to SATA Port 1,,Statically assigned to PCIe Port 6 Lane 2,,Assigned based on the native mode of GPIO35 pin" edit="true" visible="true" name="SATA Port 1 PCIe Port 6 Lane 2 Mode" help_text="Set SATA Port 1 PCIe Port 6 Lane 2 Mode. If the native mode of GIPO35 pin is a '1', then it is assigned to SATA Port 1, else it is assigned to PCIe Port 6 Lane 2."/> + <Sata2PcieP6L1Mode value="Statically assigned to SATA Port 2" value_list="Statically assigned to SATA Port 2,,Statically assigned to PCIe Port 6 Lane 1,,Assigned based on the native mode of GPIO36 pin" edit="true" visible="true" name="SATA Port 2 PCIe Port 6 Lane 1 Mode" help_text="Set SATA Port 2 PCIe Port 6 Lane 1 Mode. If the native mode of GIPO36 pin is a '1', then it is assigned to SATA Port 2, else it is assigned to PCIe Port 6 Lane 1."/> + <Sata3PcieP6L0Mode value="Assigned based on the native mode of GPIO37 pin" value_list="Statically assigned to SATA Port 3,,Statically assigned to PCIe Port 6 Lane 0,,Assigned based on the native mode of GPIO37 pin" edit="true" visible="true" name="SATA Port 3 PCIe Port 6 Lane 0 Mode" help_text="Set SATA Port 3 PCIe Port 6 Lane 0 Mode. If the native mode of GIPO37 pin is a '1', then it is assigned to SATA Port 3, else it is assigned to PCIe Port 6 Lane 0."/> + <BackboneClkSrcSelect value="OPI PLL is the source" value_list="OPI PLL is the source,,PCIe PLL is the source" edit="true" visible="true" name="Backbone Clock Source Select" help_text="Select the Backbone Clock Source"/> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x2" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\BIOS\LP_LPT0131.2_ReleaseBIOS_svn0_ProdSigned.rom" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\GbE\NAHUM6_LP_CLARKVILLE_ULT_6.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="6" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="4" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\ME\ME9.5_5M_Production.BIN" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="0x08B1 WILKINS" value_list="0x08B1 WILKINS" edit="false" visible="true" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="0x01 EN" value_list="0x02 FR,,0x03 GER,,0x04 CH,,0x05 JPN,,0x06 RUS,,0x07 ITA,,0x08 ESP,,0x09 PTB,,0x0A KOR,,0x0B CHS,,0x0C ARA,,0x0D CZE,,0x0E DAN,,0x0F GRE,,0x10 FIN,,0x11 HEB,,0x12 HUN,,0x13 DUT,,0x14 NOR,,0x15 POL,,0x16 POR,,0x17 SLK,,0x18 SLV,,0x19 SWE,,0x1A THA,,0x1B TUR,,0x01 EN" edit="true" visible="true" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x80" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + <fTpmShipState value="Disabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel (R) Platform Trust Technology Enable/Disable" help_text="This enables Intel (R) Platform Trust Technology if the corresponding softstrap is enabled and Enable Intel (R) Platform Trust Technology is enabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="true" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO26" value_list="GPIO26,,GPIO73" edit="true" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <PlatformTrust name="Intel (R) Platform Trust Technology"> + <PttFpfEnable value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Intel PTT HW Enable/Disable" help_text="Enabled: PTT FPF setting set to enabled. Setting is committed at EOM. Disabled: PTT FPF setting set to disabled. Setting is commited at EOM."/> + </PlatformTrust> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM,,SVT" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush,,Deferred PG" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xBFFFFFFC"/> + <SECURITY1 value="0xFFFFFFFF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000FA"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x03077F55"/> + <MODDIV_FB value="0xA0020249"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000000"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x00000048"/> + <SFR0 value="0x00021300"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x007F0000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x0F000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x007F0000"/> + <CMNRSTFSM1 value="0x1BC30F00"/> + <CMNRSTFSM2 value="0x08060042"/> + <COMMON_RSVD value="0x00000000"/> + <GLOBCFG_CB value="0x0D800000"/> + <SSCDIVINTPHASE_DP135 value="0x00000024"/> + <SSCDITHPHASE_DP135 value="0x00000000"/> + <SSCTRIPARAM_DP135 value="0x27708028"/> + <SSCCTL_DP135 value="0x00000001"/> + <SSCAUXDIV_DP135 value="0x00000029"/> + <SSCMISC_DP135 value="0x0000F000"/> + <SSCTRIPARAMEXTRA_DP135 value="0x000029C5"/> + <SSCRSVD_DP135 value="0x00000000"/> + <SSCANACTL_DP135 value="0x0A8F61FD"/> + <SSCRSTFSM_DP135 value="0x00000000"/> + <SSCDFXPHSPLN0_DP135 value="0x00000000"/> + <SSCDFXPHSPLN1_DP135 value="0x00000000"/> + <SSCDFXMISC0_DP135 value="0x02000000"/> + <SSCDFXMISC1_DP135 value="0x00000000"/> + <SSCDFXMON_DP135 value="0x00000000"/> + <SSCDFXMISR0_DP135 value="0x00400001"/> + <SSCDFXMISR1_DP135 value="0x00000000"/> + <SSCDFXCNT_DP135 value="0x00000000"/> + <SSCVISA0_DP135 value="0x00000000"/> + <SSCVISA1_DP135 value="0x00000000"/> + <SSCVISA2_DP135 value="0x00000000"/> + <SSCRSVD2_DP135 value="0x00000000"/> + <GLOBCFG_DP135 value="0x00800500"/> + <SSCDIVINTPHASE_CPU100 value="0x00000032"/> + <SSCDITHPHASE_CPU100 value="0x00000000"/> + <SSCTRIPARAM_CPU100 value="0x12404038"/> + <SSCCTL_CPU100 value="0x00000000"/> + <SSCAUXDIV_CPU100 value="0x00000029"/> + <SSCMISC_CPU100 value="0x0000F000"/> + <SSCTRIPARAMEXTRA_CPU100 value="0x000029C5"/> + <SSCRSVD_CPU100 value="0x00000000"/> + <SSCANACTL_CPU100 value="0x0A8F61FD"/> + <SSCRSTFSM_CPU100 value="0x00000000"/> + <SSCDFXPHSPLN0_CPU100 value="0x00000000"/> + <SSCDFXPHSPLN1_CPU100 value="0x00000000"/> + <SSCDFXMISC0_CPU100 value="0x02000000"/> + <SSCDFXMISC1_CPU100 value="0x00000000"/> + <SSCDFXMON_CPU100 value="0x00000000"/> + <SSCDFXMISR0_CPU100 value="0x00400001"/> + <SSCDFXMISR1_CPU100 value="0x00000000"/> + <SSCDFXCNT_CPU100 value="0x00000000"/> + <SSCVISA0_CPU100 value="0x00000000"/> + <SSCVISA1_CPU100 value="0x00000000"/> + <SSCVISA2_CPU100 value="0x00000000"/> + <SSCRSVD2_CPU100 value="0x00000000"/> + <GLOBCFG_CPU100 value="0x00800500"/> + <DIV0_GEN0_ME value="0x004A1105"/> + <DIV0_GEN1_ME value="0x00028203"/> + <DBUFF0_GEN0_CPUNS value="0x00000B01"/> + <DBUFF0_GEN1_CPUNS value="0x7F111100"/> + <DBUFF1_GEN0_DP value="0x00000B00"/> + <DBUFF1_GEN1_DP value="0x7F111100"/> + <DBUFF2_GEN0_CPU value="0x00000B01"/> + <DBUFF2_GEN1_CPU value="0x7F111100"/> + <DBUFF3_GEN0_ITPXDP value="0x00000F01"/> + <DBUFF3_GEN1_ITPXDP value="0x7F07070F"/> + <DBUFF4_GEN0_SRC value="0x00000F01"/> + <DBUFF4_GEN1_SRC value="0x7F07070F"/> + <OCKEN value="0x713F0003"/> + <TMCSRCCLK value="0x00000000"/> + <RSVD_08 value="0x00000000"/> + <ENSRCCLKREQ value="0x0000003F"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBMISC value="0x00000603"/> + <SEOBP value="0x00000088"/> + <CSS value="0x01990000"/> + <ICCCTL value="0x00010001"/> + <PM value="0x00032603"/> + <PMSRCCLK value="0x0002C688"/> + <RSVD_38 value="0x00000000"/> + <ICCSFBV value="0x00020000"/> + <RSVD_40 value="0x00000000"/> + <RSVD_44 value="0x00000000"/> + <RSVD_48 value="0x00000000"/> + <RSVD_4C value="0x00000000"/> + <VISAULMMISCCTL value="0x00000000"/> + <VISAOUTBYTESEL1 value="0x00000000"/> + <VISAOUTBYTESEL2 value="0x00000000"/> + <VISAFXBSEL0 value="0x00000000"/> + <VISAFXBSEL1 value="0x00000000"/> + <VISAFXBSEL2 value="0x00000000"/> + <RSVD_68 value="0x00000000"/> + <RSVD_6C value="0x00000000"/> + <RSVD_70 value="0x00000000"/> + <RSVD_74 value="0x00000000"/> + <RSVD_78 value="0x00000000"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000003221400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="4" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="5" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="6" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="7" value="0x0000000000000000"/> + <ClkRangeDefRecord clock="8" value="0x0000000000000000"/> + <ClkEnMasks value="0x00000000013F0003"/> + </Profile> + <Profile name="WiMax3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_CPU100 value="0x00000333"/> + <SSCTRIPARAM_CPU100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x0000DF32A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + diff --git a/RomImage/XmlFiles/WNC_HM87_8Mx2.xml b/RomImage/XmlFiles/WNC_HM87_8Mx2.xml new file mode 100644 index 0000000..6d71c4b --- /dev/null +++ b/RomImage/XmlFiles/WNC_HM87_8Mx2.xml @@ -0,0 +1,764 @@ +<?xml version="1.0" encoding="utf-8"?> +<ftoolRoot version="7.4"> + <ProgSettings> + <GenIntermediateFiles value="true"/> + <BuildOutputFilename value="$DestDir\outimage.bin"/> + <BuildCompactImage value="false"/> + <RegionOrder value="4321"/> + <EndManufacturingBitOverride value="false"/> + <SkuType value="HM87"/> + </ProgSettings> + <Chipset> + <Region0 name="Descriptor Region"> + <RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/> + <DescriptorMap name="Descriptor Map"> + <NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/> + <ComponentBaseAddr value="0x03" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/> + <RegionBaseAddr value="0x04" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/> + <MasterBaseAddr value="0x06" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/> + <PchStrapLength value="21" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/> + <PchBaseAddr value="0x10" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/> + <ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 1."/> + <ProcBaseAddr value="0x20" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/> + <RegInitBaseAddr value="0x21" edit="false" visible="false" name="Register Init Base Address" help_text="Identifies address bits [11:4] for the DMI Register Init portion of the Flash Descriptor."/> + <RegInitLength value="0x00" edit="false" visible="false" name="Register Init Length" help_text="1's based number of DMI Register Init entries. Each entry is two DWORDS."/> + </DescriptorMap> + <Component name="Component Section"> + <ReadStatusFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <WriteEraseFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/> + <FastReadFreq value="50MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/> + <FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/> + <ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/> + <DensityComp1 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/> + <DensityComp2 value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/> + <DualOutputFastReadSupport value="true" edit="true" visible="true" name="Dual Output Fast Read Support" help_text="false: Not Supported. true: Dual Output Fast Read instruction is issued in all cases where the the Fast Read would have been issued."/> + <InvalidInst0 value="0x0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst1 value="0x0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst2 value="0x0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst3 value="0x0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst4 value="0x0" edit="true" visible="true" name="Invalid Instruction 4" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst5 value="0x0" edit="true" visible="true" name="Invalid Instruction 5" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst6 value="0x0" edit="true" visible="true" name="Invalid Instruction 6" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + <InvalidInst7 value="0x0" edit="true" visible="true" name="Invalid Instruction 7" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/> + </Component> + <MasterSection name="Master Access Section"> + <Master name="CPU/BIOS"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0B,,0x1B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production, 0x1B = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0A,,0x1A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production, 0x1A = Production w/ access to PDR (should ONLY be used if PDR region is implemented). Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="Manageability Engine (ME)"> + <PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + <Master name="GbE LAN"> + <PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/> + <PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/> + <PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/> + <ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted."/> + <WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production. Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted."/> + </Master> + </MasterSection> + <PchStraps name="PCH Straps"> + <PchStrap0 name="PCH Strap 0"> + <BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/> + <DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/> + <MacSecDisable value="false" edit="true" visible="true" name="MACsec Disable" help_text="MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network."/> + <LanPhyPcGp12Sel value="GPIO12 is used in native mode as LANPHYPC" value_list="GPIO12 default is General Purpose (GP) output,,GPIO12 is used in native mode as LANPHYPC" edit="true" visible="true" name="LAN PHY Power Control GPIO12 Select" help_text="Lan Phy Power"/> + <SmBusEnable value="true" edit="true" visible="true" name="Intel (R) ME SMBus Enable" help_text="Configures if Intel (R) ME SMBus is enabled."/> + <SmLink0Enable value="true" edit="true" visible="true" name="SMLink0 Enable" help_text="Configures if SmLink0 is enabled."/> + <SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Configures if SmLink1 is enabled."/> + </PchStrap0> + <PchStrap1 name="PCH Strap 1"> + <TpmClockFrequency value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="TPM Clock Frequency" help_text="This field identifies the frequency that should be used with the TPM on SPI (50MHz supported only on C610). This field is undefined if the TPM on SPI is disabled by softstrap."/> + <TpmOnSpi value="false" edit="true" visible="true" name="TPM on SPI" help_text="TOS Help"/> + <DualOutputReadEnable value="true" edit="true" visible="true" name="Dual Output Read Enable" help_text="This soft strap only has effect if Dual Output read is discovered as supported vis the SFDP. If parameter table is not detected via SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section. Dual Output Fast Read Support Bit."/> + <DualIoReadEnable value="true" edit="true" visible="true" name="Dual IO Read Enable" help_text="This soft strap only has effect if Dual I/O Read is discovered as supported via the SFDP."/> + <QuadOutputReadEnable value="false" edit="true" visible="true" name="Quad Output Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + <QuadIoReadEnable value="false" edit="true" visible="true" name="Quad IO Read Enable" help_text="This soft strap only has effect if Quad Output Read is discovered as supported via the SFDP."/> + </PchStrap1> + <PchStrap2 name="PCH Strap 2"> + <SmBusI2cAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address Enable " help_text="Intel (R) ME SMBus I2C Target Address Enabled"/> + <SmBusI2cAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus I2C Address" help_text="Intel (R) ME SMBus I2C Target Address (this is for testing purposes)"/> + <SmBusMctpAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address Enable " help_text="Intel (R) ME SMBus MCTP Target Address Enabled"/> + <SmBusMctpAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus MCTP Address " help_text="Intel (R) ME SMBus MCTP Target Address"/> + <SmBusAsdAddrEn value="false" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address Enable " help_text="Intel (R) ME SMBus ASD Target Address Enabled"/> + <SmBusAsdAddr value="0x00" edit="true" visible="true" name="Intel (R) ME SMBus ASD Address " help_text="Intel (R) ME SMBus ASD Target Address"/> + </PchStrap2> + <PchStrap4 name="PCH Strap 4"> + <GbePhySmBusAddr value="0x64" edit="false" visible="true" name="GbE PHY SMBus Address" help_text="If bit 0 set, OEM programmed SmBus address is assigned to GbE PHY by chipset. This strap must be made available to ME & PMC."/> + <GbeSmBusAddr value="0x70" edit="false" visible="true" name="GbE MAC SMBus Address" help_text="This is the SMBus address used by SMT to accept SMBus cycles from the PHY. This must be provided to SMT1,2,3 and GbE This strap must be backed in the RTC well. The recommended flash value for this field is: 1110000b"/> + <GbeSmBusAddrEn value="true" edit="false" visible="true" name="GbE MAC SMBus Address Enable" help_text="GbE MAC SMBus Address Enabled"/> + <PhyConnectivity value="10: PHY on SMLink0" value_list="00: No PHY connected,,01: PHY on SMBus (use SMT1),,10: PHY on SMLink0,,11: PHY on SMLink2 (use SMT3)" edit="false" visible="true" name="PHY Connectivity" help_text="Defines if PHY is connected to Intel (R) SMBus 2 segment or not."/> + <SataPort5PciePort2Mode value="Statically assigned to SATA Port 5" value_list="Statically assigned to SATA Port 5,,Statically assigned to PCIe Port 2,,Assigned based on the native mode of GPIO49 pin." edit="true" visible="true" name="SATA Port 5 PCIe Port 2 Mode" help_text="If this soft strap is set to '11' then GPIO49 native mode is SATA5_PCIE2#, else the native mode is SATA5GP. This soft strap only has effect if it is allowed by the 'SATA Port 5 PCIe Port 2 Mode' fuse."/> + </PchStrap4> + <PchStrap7 name="PCH Strap 7"> + <Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="Intel (R) ME SMBus Subsystem Vendor & Device ID for ASF" help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the Intel (R) ME SMBus controller's ASF2 address"/> + </PchStrap7> + <PchStrap9 name="PCH Strap 9"> + <TempAlertSml1AlertSel value="TEMP_ALERT#" value_list="SML1ALERT#,,TEMP_ALERT#" edit="true" visible="true" name="TEMP_ALERT# or SML1ALERT# Select" help_text="This strap determines the native mode operation of GPIO73."/> + <SubtractDecodeAgentEn value="true" edit="true" visible="true" name="Subtractive Decode Agent Enable" help_text="Set this bit to 'true' if there is a PCI bridge chip connnected to the PCH, that requires subtractive decode agent. Set to 'false' if the platform has no PCI bridge chip."/> + <GbeOverPcieEn value="true" edit="false" visible="true" name="Intel (R) PHY Over PCI Express Enable" help_text="false: GbE MAC/PHY comm. is not enabled over PCIe. true: The port selected by GBE PCIe Port Select is used for GbE MAC/PHY over PCIe comm."/> + <GbePciePortSelect value="101: Port 6" value_list="000: Port 1,,001: Port 2,,010: Port 3,,011: Port 4,,100: Port 5,,101: Port 6,,110: Port 7,,111: Port 8" edit="true" visible="true" name="Intel (R) PHY PCIe Port Select" help_text="Sets the default value of the RPC.GBEPCIERPSEL register which is used to determine which PCIe port to use for GbE MAC/PHY over PCI Express communication."/> + <DmiLaneReversal value="true" edit="true" visible="true" name="DMI Lane Reversal" help_text="Sets the default value for the DMI Lane Reversal register."/> + <PCIeLaneReversal2 value="false" edit="true" visible="true" name="PCIe Lane Reversal 2" help_text="Sets the default value for the PCIe Port 5, Device 28 Function 4Lane Reversal register."/> + <PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, Lane Reversal register."/> + <PCIePortConf2 value="00: 4x1 Ports 5-8 (x1)" value_list="00: 4x1 Ports 5-8 (x1),,01: 1x2, 2x1 Port 5 (x2), Port 6 (disabled), Ports 7, 8 (x1),,10: 2x2 Port 5 (x2), Port 7 (x2), Ports 6, 8 (disabled),,11: 1x4 Port 5 (x4), Ports 6-8 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 2" help_text="These straps set the default value of the PCI Express port Configuration 2 register covering PCIe ports 5-8."/> + <PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration Strap 1" help_text="These straps set the default value of the PCI Express Port Configuration 1 register covering PCIe ports 1-4."/> + <Usb3Port2PciePort1Mode value="PCIe Lane 1 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 1 is statically assigned to PCI Express (or GbE),,PCIe Lane 1 is statically assigned to USB3 Port 2,,PCIe Lane 1 is dynamically assigned to PCI Express or USB3 Port 2." edit="true" visible="true" name="USB3 Port 2 PCIe Port 1 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 1 Mode register that resides in the core well."/> + <Usb3Port3PciePort2Mode value="PCIe Lane 2 is statically assigned to PCI Express (or GbE)" value_list="PCIe Lane 2 is statically assigned to PCI Express (or GbE),,PCIe Lane 2 is statically assigned to USB3 Port 3,,PCIe Lane 2 is dynamically assigned to PCI Express or USB3 Port 3." edit="true" visible="true" name="USB3 Port 3 PCIe Port 2 Mode" help_text="This soft strap sets the default value of the USB3 PCI Express Port 2 Mode register that resides in the core well."/> + <SataPort4PciePort1Mode value="Statically assigned to SATA Port 4" value_list="Statically assigned to SATA Port 4,,Statically assigned to PCIe Port 1,,Assigned based on the native mode of GPIO16 pin." edit="true" visible="true" name="SATA Port 4 PCIe Port 1 Mode" help_text="If this soft strap is set to '11' then GPIO16 native mode is SATA4_PCIE1#, else the native mode is SATA4GP. This soft strap only has effect if it is allowed by the 'SATA Port 4 PCIe Port 1 Mode' fuse."/> + </PchStrap9> + <PchStrap10 name="PCH Strap 10"> + <MeBootFromFlash value="false" edit="false" visible="true" name="ME boot from Flash" help_text="If true, ME will boot directly from Flash."/> + <Reserved value="false" edit="true" visible="true" name="Reserved" help_text="Intel Reserved. This is an unsupported setting and must be set to false."/> + <MeDbgSmbusEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Enable" help_text="ME Debug SMBus Emergency Mode Help."/> + <MeDbgSmbusEmergencyModeAddr value="0x00" edit="true" visible="true" name="ME Debug SMBus Emergency Mode Address" help_text="'0' : the default address, 38h, is used for MDES writes non-zero : specifies the SMBus address used for MDES writes."/> + <MeDbgLanEmergencyModeEn value="false" edit="true" visible="true" name="ME Debug LAN Emergency Mode" help_text="This bit should be set to 'true' if it is desired to capture events with the ME Debug tool. This bit should be set to 'false' for production platforms."/> + <MeDebugExtendedDataEnable value="Disabled (default)" value_list="Disabled (default),,MDES data transmitted over SMBUS by boot path (including ROM)" edit="true" visible="true" name="ME Debug Extended Data Enable" help_text="ME MDES Extended Data enable"/> + <MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CLR_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets. false = ME does not assert."/> + <DeepSx value="true" edit="true" visible="true" name="Deep SX Enable" help_text="Deep SX refers to the low power states designated Deep S3, Deep S4, and Deep S5."/> + </PchStrap10> + <PchStrap11 name="PCH Strap 11"> + <SmLink1I2cTargetAddressEnable value="false" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="SmLink1 I2C Target Address Enabled"/> + <SmLink1I2cTargetAddress value="0x00" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SmLink1 I2C Target Address"/> + <SmLink1GpAddrEn value="false" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="SmLink1 GP Target Address Enabled"/> + <SmLink1GpAddr value="0x00" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SmLink1 GP Target Address"/> + </PchStrap11> + <PchStrap14 name="PCH Strap 14"> + <PcieNandSelect value="NAND Cycle Router configured for PCIe NAND x1" value_list="NAND Cycle Router configured for PCIe NAND x1,,NAND Cycle Router configured for PCIe NAND x2" edit="true" visible="true" name="PCIe NAND x1 or x2 Select" help_text="Select NAND cycle Router configuration for PCIe"/> + </PchStrap14> + <PchStrap15 name="PCH Strap 15"> + <T205bTimer value="t205b timer is disabled" value_list="t205b timer is disabled,,PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted" edit="true" visible="true" name="PCIe Power Stable Timer Enable" help_text="Platform is required to ensure timing of PWROK and SYS_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion."/> + <SlpWlanGpio29Sel value="false" edit="true" visible="true" name="SLP_WLAN# or GPIO29 Select" help_text="false = GPIO29 can only be used as SLP_WLAN#. true = GPIO29 is available for GPIO configuration"/> + <T1001Timing value="1 ms" value_list="1 ms,,30 us,,5 ms,,2 ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing is the min timing from CPUPWRGD assertion to SUS_STAT#"/> + <T573Timing value="1 ms" value_list="100 ms,,50 ms,,5 ms,,1 ms" edit="true" visible="true" name="t573 Timing" help_text="t573 timing is the min timing from XCK_PLL locked to CPUPWRGD high"/> + </PchStrap15> + <PchStrap17 name="PCH Strap 17"> + <IcBtSoftStrp value="Full Clock Integrated Mode" value_list="Full Clock Integrated Mode,,Buffered Through Mode" edit="true" visible="true" name="BTM/FCIM Select" help_text="If PCH clock boot mode is specified by this soft strap, then this parameter specifies whether PCH clocks boot in FCIM or BTM."/> + </PchStrap17> + <PchStrap18 name="PCH Strap 18"> + <SataPort2Sris value="SRIS is not enabled on PCIe Port 2" value_list="SRIS is not enabled on PCIe Port 2,,SRIS is enabled on PCIe Port 2" edit="true" visible="true" name="Sata Port 2 SRIS" help_text="Sata Port 2 SRIS Enable"/> + <SataPort1Sris value="SRIS is not enabled on PCIe Port 1" value_list="SRIS is not enabled on PCIe Port 1,,SRIS is enabled on PCIe Port 1" edit="true" visible="true" name="Sata Port 1 SRIS" help_text="Sata Port 1 SRIS Enable"/> + </PchStrap18> + </PchStraps> + <RegInitTable name="REGINIT Table"/> + <VsccTable name="VSCC Table"> + <MeVsccDevice value="AT26DF321"> + <VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + <MeVsccDevice value="W25Q64BV"> + <VendorId value="0xEF" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/> + <DeviceId0 value="0x40" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/> + <DeviceId1 value="0x17" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/> + </MeVsccDevice> + </VsccTable> + <OemSection name="OEM Section"> + <InputFile value="" edit="true" visible="true" name="OEM Section Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/> + </OemSection> + </Region0> + <Region1 name="BIOS Region"> + <Enabled value="true" edit="false" visible="false" name="BIOS region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="" edit="true" visible="true" name="BIOS binary input file" help_text="This is the BIOS image binary that will be copied into this region."/> + </Region1> + <Region3 name="GbE Region"> + <Enabled value="true" edit="false" visible="false" name="GbE region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\gbe\nahum6_lp_clarkville_ult_6.bin" edit="true" visible="true" name="GbE binary input file" help_text="This is the Gbe image binary that will be copied into this region."/> + <MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/> + <MinorVersion value="6" edit="false" visible="true" name="Minor Version" help_text=""/> + <ImageId value="4" edit="false" visible="true" name="Image ID" help_text=""/> + <LANEn value="true" edit="true" visible="true" name="Intel (R) Integrated LAN Enable" help_text="Intel (R) Integrated LAN related PCH Straps are set up automatically according to this setting."/> + </Region3> + <Region4 name="PDR Region"> + <Enabled value="false" edit="false" visible="false" name="PDR region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/> + <InputFile value="" edit="true" visible="true" name="PDR binary input file" help_text="This is the PDR image binary that will be copied into this region."/> + </Region4> + <Region2 name="ME Region"> + <Enabled value="true" edit="false" visible="false" name="ME region enabled" help_text=""/> + <RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/> + <InputFile value="$SourceDir\me\me9.1_1.5m_production.bin" edit="true" visible="true" name="ME Binary Input File" help_text="This is the path to a binary file that will be used for the ME region."/> + <WcodChosen value="None" value_list="" edit="false" visible="false" name="WCOD Id" help_text="Determines which wireless LAN micro code will be supported in the firmware image"/> + <LoclChosen value="None" value_list="" edit="false" visible="false" name="LOCL Id" help_text="Determines which localized language data will be used by the firmware for the secure output screens (Examples: SOL / KVM)"/> + <Configuration name="Configuration"> + <ME name="ME"> + <FwuOemId value="00000000-0000-0000-0000-000000000000" edit="true" visible="true" name="FW Update OEM ID" help_text="Enter UUID or file containing the UUID. This UUID will make sure that customers can only update a platform with an image coming from the OEM of the platform. If set to zero than any input is valid (including none) when doing a FW update."/> + <LanPowerWell value="3" value_list="0,,1,,2,,3" edit="true" visible="true" name="LAN Power Well Config" help_text="0 = Core Well, 1 = Sus Well, 2 = ME Well, 3 = SLP_LAN# (MGPIO3)"/> + <WlanPowerWell value="0x86" value_list="0x80,,0x82,,0x83,,0x84,,0x86" edit="true" visible="true" name="WLAN Power Well Config" help_text="0x80 = Disabled, 0x82 = Sus Well, 0x83 = ME Well, 0x84 = WLAN Power Controlled via SLP_M# || SPDA, 0x86 = WLAN Sleep via SLP_WLAN#"/> + <M3PwrRailAvail value="true" edit="true" visible="true" name="M3 Power Rails Availability" help_text="false = Not Available, true = Available"/> + <HostMeRegUnlock value="true" edit="true" visible="true" name="Host ME Region Flash Protection Override" help_text="Set this to TRUE if you want the ability to have BIOS write to the ME Region. Set to FALSE to opt out."/> + <ProcMissing value="No onboard glue logic" value_list="No onboard glue logic,,Glue logic tied to GPIO24" edit="false" visible="true" name="PROC_MISSING" help_text="This value will determine if there is glue logic present on the platform to detect a missing processor on desktop platforms."/> + <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" edit="true" visible="true" name="Processor Emulation" help_text="This gives the option to emulate different Intel ME FW behavior by changing the processor type on pre-production silicon. This field has no effect on production silicon."/> + <OemTag value="0x00000000" edit="true" visible="true" name="OEM Tag" help_text="An OEM identification number to describe the flash image represented by the value."/> + <HideFwUpdCtrl value="false" edit="true" visible="true" name="Hide FW Update Control" help_text="Setting this parameter to 'true' will not allow end users to 'disable' or 'password protect' the ME FW Update mechanism"/> + <DbgSiFeat value="0x00000000" edit="true" visible="true" name="Debug Si Features" help_text="Allows OEM control to enable FW features to assist with debug of the platform. This control has no effect if used on production silicon."/> + <ProdSiFeat value="0x00000000" edit="true" visible="true" name="Prod Si Features" help_text="Allows OEM control to enable FW features to assist with production of the platform."/> + <AutoBist value="false" edit="true" visible="true" name="M3 Autotest Enabled" help_text="This enables ME M3 auto test during platform early boot."/> + <IfrEnabled value="true" edit="true" visible="true" name="Independent Firmware Recovery Enable" help_text="This allows firmware to be updated via locally installed agent software."/> + </ME> + <ManageApp name="Manageability Application"> + <BiosSetupCapable value="false" edit="true" visible="true" name="Boot into BIOS Setup Capable" help_text="false = Not Capable, true = Capable"/> + <BiosBootCapable value="false" edit="true" visible="true" name="Pause during BIOS Boot Capable" help_text="false = Not Capable, true = Capable"/> + <BiosSecureBoot value="false" edit="true" visible="true" name="Enable Enforce Secure Boot over IDER" help_text="false = Disabled, true = Enabled. Enabling this option will advertise support for the enforcement of Secure Boot Over IDER capability as provided by the BIOS."/> + <BiosReflashCapable value="false" edit="true" visible="true" name="BIOS Reflash Capable" help_text="false = Not Capable, true = Capable"/> + <UsbrEhci1 value="11b Enabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 1 Enabled" help_text="USBr EHCI 1 Enabled Setting."/> + <UsbrEhci2 value="10b Disabled" value_list="10b Disabled,,11b Enabled" edit="true" visible="true" name="USBr EHCI 2 Enabled" help_text="USBr EHCI 2 Enabled Setting."/> + <PrivacySecurityLevel value="Default" value_list="Default,,Enhanced,,Extreme" edit="true" visible="true" name="Privacy/Security Level" help_text="Configures ME redirection ports. Default - enables Client Control mode, enables all ports and RCFG, Enhanced - enables Client Control mode, RCFG and requires user consent for redirection, Extreme - disables Client Control mode, RCFG and disables redirection"/> + <MeIdleTimeout value="65535" edit="true" visible="true" name="AMT Idle Timeout" help_text="Set ME Remote Wake on LAN time out. Valid values are 1-65535."/> + </ManageApp> + <FeaturesSupported name="Features Supported"> + <MngFullPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Enable Intel (R) Standard Manageability; Disable Intel (R) AMT" help_text="Permanently disables Intel (R) AMT"/> + <ManageAppPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Manageability Application Permanently Disabled?" help_text="Setting this to Yes permanently disables all manageability application features."/> + <PavPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="PAVP Permanently Disabled?" help_text="Select whether Protected Audio Video Path (PAVP) is permanently disabled."/> + <KvmPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="KVM Permanently Disabled?" help_text="Select whether KVM is permanently disabled."/> + <TlsPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="TLS Permanently Disabled?" help_text="Select whether TLS is permanently disabled."/> + <ATPerm value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) Anti-Theft Technology Permanently Disabled?" help_text="Select whether Intel (R) Anti-Theft Technology is permanently disabled."/> + <MeNetworkService value="No" value_list="No,,Yes" edit="true" visible="true" name="Intel (R) ME Network Service Permanently Disabled?" help_text="Select whether Intel (R) ME Network Service is permanently disabled."/> + <ServiceAdvDiscovery value="No" value_list="No,,Yes" edit="true" visible="true" name="Service Advertisement and Discovery Permanently Disabled?" help_text="Select whether Service Advertisement and Discovery is permanently disabled."/> + <ManageAppShipState value="Enabled" value_list="Enabled,,Disabled" edit="true" visible="true" name="Manageability Application Enable/Disable" help_text="Select whether or not Manageability Application is enabled or disabled."/> + </FeaturesSupported> + <Nfc name="Intel (R) NFC Capabilities"> + <NfcActive value="false" edit="true" visible="true" name="Near Field Communication Enabled" help_text="This setting determines whether Near Field Communication is enabled."/> + <NfcRadioType value="NXP PN544PC" value_list="NXP PN544PC,,NXP NPC100" edit="false" visible="true" name="Radio Type" help_text="The Radio Type should match the NFC hardware device."/> + <NfcSlaveAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" edit="false" visible="true" name="SMBus Address" help_text="This SMBus address should match the SMBus Address on the NFC hardware device."/> + <NfcAlertGpio value="GPIO57" value_list="GPIO57,,GPIO74" edit="false" visible="true" name="Active GPIO" help_text="This setting determines the GPIO NFC will use."/> + </Nfc> + <SetupConfig name="Setup and Configuration"> + <UpgrdSrvcOdmId value="0x00000000" edit="true" visible="true" name="ODM ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the ODM/Board builder. First of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcSysIntId value="0x00000000" edit="true" visible="true" name="System Integrator ID used by Intel (R) Services" help_text="ID generated by or registered with Intel (R) Services web servers in order to identify the System Integrator. Second of three IDs stored in flash and accessible through Intel (R) MEI interface."/> + <UpgrdSrvcRsvdId value="0x00000000" edit="true" visible="true" name="Reserved ID used by Intel (R) Services" help_text="Reserved ID may be used for a Reseller ID or other Intel (R) Services IDs in the future."/> + <MctpStaticEid0 value="0x30" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid1 value="0x00" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <MctpStaticEid2 value="0x92" edit="true" visible="true" name="MCTP Static EIDs" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed."/> + <PermitTimerResolution value="Days" value_list="Days,,Minutes" edit="true" visible="true" name="Permit Period Timer Resolution" help_text="This setting determines what the permit period timer resolution will be."/> + <PkiDnsSuffix value="" edit="true" visible="true" name="PKI DNS Suffix" help_text="Set PKI DNS Suffix in dotted string format."/> + <Hash19 name="OEM Default Certificate"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate Stream" help_text="Enter raw hash string or certificate file."/> + </Hash19> + <Hash20 name="OEM Customizable Certificate 1"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 1 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 1 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash20> + <Hash21 name="OEM Customizable Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash21> + <Hash22 name="OEM Customizable Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Customizable Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Customizable Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash22> + <Hash23 name="OEM Default Certificate 2"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 2 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 2 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 2 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash23> + <Hash24 name="OEM Default Certificate 3"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 3 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 3 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 3 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash24> + <Hash25 name="OEM Default Certificate 4"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 4 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 4 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 4 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash25> + <Hash26 name="OEM Default Certificate 5"> + <Active value="false" edit="true" visible="true" name="OEM Default Certificate 5 Active" help_text="false = Not Active true = Active"/> + <FriendlyName value="" edit="true" visible="true" name="OEM Default Certificate 5 Friendly Name" help_text="Enter Hash Name. Maximum of 32 characters."/> + <Stream value="" edit="true" visible="true" name="OEM Default Certificate 5 Stream" help_text="Enter raw hash string or certificate file."/> + </Hash26> + <EhbcEnabled value="false" edit="true" visible="true" name="Embedded Host Based Configuration" help_text="Embedded Host Based Configuration Enabled. If this is set to true, then Privacy/Security Level will be read-only and set to Default. If Privacy/Security Level is set to non-Default, then this setting will be read-only and set to false."/> + </SetupConfig> + <AT name="Intel (R) Anti-Theft Technology"> + <AllowUnsignedAssertStolen value="false" edit="true" visible="true" name="Allow Unsigned Assert Stolen" help_text="true = Unsigned Assert Stolen is enabled. false = The Unsigned Assert Stolen is disabled."/> + <ATBiosRcvryTimer value="Disabled" value_list="Disabled,,Enabled" edit="true" visible="true" name="Intel (R) Anti-Theft BIOS Recovery Timer" help_text="This timer will enable a stolen platform a 30 minute window to allow a FW/BIOS reflash before the system is powered down."/> + <ATFpopHard value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Hard" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state to allow full SPI device re-flashing when the HMRFPO is set."/> + <ATFpopSoft value="Allowed When AT Not Provisioned" value_list="Always Allowed,,Allowed When AT Not Provisioned" edit="true" visible="true" name="Flash Protection Override Policy Soft" help_text="Indicates under which AT conditions it is allowed for ME to enter disabled state via BIOS based MEI messages and allow ME only region re-flash."/> + </AT> + <BootGuard name="Boot Guard"> + <PublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 " edit="true" visible="true" name="OEM Public Key Hash" help_text="Enter raw hash string or certificate file. This is a 256-bit field represents the SHA-256 hash of OEM public key corresponding to the private key used to sign the BIOS-SM."/> + <KeyManifestId value="0x0" edit="true" visible="true" name="Key Manifest ID" help_text="Contains the hash of another public key, used by the ACM to verify the Boot Policy Manifest."/> + <BGProfile value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 1 - VE,,Boot Guard Profile 2 - VME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" edit="true" visible="true" name="Boot Guard Profile Configuration" help_text="Choose the Boot Guard Profile."/> + <FBGAcmEn value="false" edit="false" visible="true" name="Force Boot Guard ACM Enabled" help_text="false = Disables the Boot Guard ACM to launch during platform boot; true = Force the Boot Guard ACM to launch during platform boot."/> + <ProtectBiosEnvironment value="false" edit="false" visible="true" name="Protect BIOS Environment Enabled" help_text="false = Take no actions to control the environment during execution of BIOS components; true = Controls the environment during execution of BIOS components."/> + <MeasuredBoot value="false" edit="false" visible="true" name="Measured Boot Enabled" help_text="false = Platform does not perform measured boot; true = Platform performs measured boot."/> + <VerifiedBoot value="false" edit="false" visible="true" name="Verified Boot Enabled" help_text="false = Platform does not perform verified boot; true = Platform performs verified boot."/> + <ErrorEnforcement value="0" edit="false" visible="true" name="Error Enforcement Policy" help_text="Boot Guard Error enforcement policy."/> + <CpuDebugDis value="false" edit="true" visible="true" name="CPU Debug Disabled" help_text="false: do not disable any CPU debug modes. true: disable CPU debug modes."/> + <BspInitDis value="false" edit="true" visible="true" name="BSP Initialization Disabled" help_text="false: if BSP receives an INIT, BSP handles it normally. true: if BST receives an INIT, BST signals an error to the BSS register and enters unrecoverable shutdown."/> + </BootGuard> + <MDES name="ME Debug Event Service"> + <ErrorFilter value="Critical" value_list="All,,Low/High/Critical,,High/Critical,,Critical" edit="true" visible="true" name="Error Filter" help_text="Set the error filter"/> + <LoggingInt value="Flash" value_list="Disabled,,Network,,SMBus,,Flash,,PRAM" edit="true" visible="true" name="Logging Interface" help_text="Set the logging interface to the interface to be used or disabled to have no logging interface. WARNING: Changing this setting (by hitting OK in the UI) will reset the Event Filters! They will be set to the default event filter settings for the chosen logging interface."/> + <BufferSize value="1" edit="true" visible="true" name="Buffer Size" help_text="Set the buffer size 0-32. Only when logging is set to disabled can this be set to 0."/> + <BufferMode value="Blocking" value_list="Blocking,,Buffered,,Delayed Flush" edit="true" visible="true" name="Buffer Mode" help_text="Select the MDES Buffer Mode."/> + <SrcIpAddr value="10.2.0.2" edit="true" visible="true" name="Source IP Address" help_text="IPv4 Source Address"/> + <DestIpAddr value="10.2.0.255" edit="true" visible="true" name="Destination IP Address" help_text="IPv4 Destination Address"/> + <MacAddr value="0C FF 17 22 FF 2D" edit="true" visible="true" name="Destination MAC Address" help_text="Enter a MAC Address for the destination"/> + <SlaveAddr value="0x00" edit="true" visible="true" name="Slave Address" help_text="Slave Address"/> + <EventFilters> + <FilterGroup0 value="0x00000000" edit="true" visible="true" name="Filter Group 0" help_text=""/> + <FilterGroup1 value="0x00000001" edit="true" visible="true" name="Filter Group 1" help_text=""/> + <FilterGroup2 value="0x00000000" edit="true" visible="true" name="Filter Group 2" help_text=""/> + <FilterGroup3 value="0x00000000" edit="true" visible="true" name="Filter Group 3" help_text=""/> + <FilterGroup4 value="0x00000000" edit="true" visible="true" name="Filter Group 4" help_text=""/> + <FilterGroup5 value="0x00000000" edit="true" visible="true" name="Filter Group 5" help_text=""/> + <FilterGroup6 value="0x00000000" edit="true" visible="true" name="Filter Group 6" help_text=""/> + <FilterGroup7 value="0x00000000" edit="true" visible="true" name="Filter Group 7" help_text=""/> + <FilterGroup8 value="0x00000000" edit="true" visible="true" name="Filter Group 8" help_text=""/> + <FilterGroup9 value="0x00000000" edit="true" visible="true" name="Filter Group 9" help_text=""/> + <FilterGroup10 value="0x00000000" edit="true" visible="true" name="Filter Group 10" help_text=""/> + <FilterGroup11 value="0x00000000" edit="true" visible="true" name="Filter Group 11" help_text=""/> + <FilterGroup12 value="0x00000000" edit="true" visible="true" name="Filter Group 12" help_text=""/> + <FilterGroup13 value="0x00000000" edit="true" visible="true" name="Filter Group 13" help_text=""/> + <FilterGroup14 value="0x00000000" edit="true" visible="true" name="Filter Group 14" help_text=""/> + <FilterGroup15 value="0x00000000" edit="true" visible="true" name="Filter Group 15" help_text=""/> + <FilterGroup16 value="0x00000000" edit="true" visible="true" name="Filter Group 16" help_text=""/> + <FilterGroup17 value="0x00000000" edit="true" visible="true" name="Filter Group 17" help_text=""/> + <FilterGroup18 value="0x00000000" edit="true" visible="true" name="Filter Group 18" help_text=""/> + <FilterGroup19 value="0x00000000" edit="true" visible="true" name="Filter Group 19" help_text=""/> + <FilterGroup20 value="0x00000000" edit="true" visible="true" name="Filter Group 20" help_text=""/> + <FilterGroup21 value="0x00000000" edit="true" visible="true" name="Filter Group 21" help_text=""/> + <FilterGroup22 value="0x00000000" edit="true" visible="true" name="Filter Group 22" help_text=""/> + <FilterGroup23 value="0x00000000" edit="true" visible="true" name="Filter Group 23" help_text=""/> + <FilterGroup24 value="0x00000000" edit="true" visible="true" name="Filter Group 24" help_text=""/> + <FilterGroup25 value="0x00000000" edit="true" visible="true" name="Filter Group 25" help_text=""/> + <FilterGroup26 value="0x00000000" edit="true" visible="true" name="Filter Group 26" help_text=""/> + <FilterGroup27 value="0x00000000" edit="true" visible="true" name="Filter Group 27" help_text=""/> + <FilterGroup28 value="0x00000000" edit="true" visible="true" name="Filter Group 28" help_text=""/> + <FilterGroup29 value="0x00000000" edit="true" visible="true" name="Filter Group 29" help_text=""/> + <FilterGroup30 value="0x00000000" edit="true" visible="true" name="Filter Group 30" help_text=""/> + <FilterGroup31 value="0x00000000" edit="true" visible="true" name="Filter Group 31" help_text=""/> + <FilterGroup32 value="0x00000000" edit="true" visible="true" name="Filter Group 32" help_text=""/> + <FilterGroup33 value="0x00000000" edit="true" visible="true" name="Filter Group 33" help_text=""/> + <FilterGroup34 value="0x00000000" edit="true" visible="true" name="Filter Group 34" help_text=""/> + <FilterGroup35 value="0x00000000" edit="true" visible="true" name="Filter Group 35" help_text=""/> + <FilterGroup36 value="0x00000000" edit="true" visible="true" name="Filter Group 36" help_text=""/> + <FilterGroup37 value="0x00000000" edit="true" visible="true" name="Filter Group 37" help_text=""/> + <FilterGroup38 value="0x00000000" edit="true" visible="true" name="Filter Group 38" help_text=""/> + <FilterGroup39 value="0x00000000" edit="true" visible="true" name="Filter Group 39" help_text=""/> + <FilterGroup40 value="0x00000000" edit="true" visible="true" name="Filter Group 40" help_text=""/> + <FilterGroup41 value="0x00000000" edit="true" visible="true" name="Filter Group 41" help_text=""/> + <FilterGroup42 value="0x00000000" edit="true" visible="true" name="Filter Group 42" help_text=""/> + <FilterGroup43 value="0x00000000" edit="true" visible="true" name="Filter Group 43" help_text=""/> + <FilterGroup44 value="0x00000000" edit="true" visible="true" name="Filter Group 44" help_text=""/> + <FilterGroup45 value="0x00000000" edit="true" visible="true" name="Filter Group 45" help_text=""/> + <FilterGroup46 value="0x00000000" edit="true" visible="true" name="Filter Group 46" help_text=""/> + <FilterGroup47 value="0x00000000" edit="true" visible="true" name="Filter Group 47" help_text=""/> + <FilterGroup48 value="0x00000000" edit="true" visible="true" name="Filter Group 48" help_text=""/> + <FilterGroup49 value="0x00000000" edit="true" visible="true" name="Filter Group 49" help_text=""/> + <FilterGroup50 value="0x00000000" edit="true" visible="true" name="Filter Group 50" help_text=""/> + <FilterGroup51 value="0x00000000" edit="true" visible="true" name="Filter Group 51" help_text=""/> + <FilterGroup52 value="0x00000000" edit="true" visible="true" name="Filter Group 52" help_text=""/> + <FilterGroup53 value="0x00000000" edit="true" visible="true" name="Filter Group 53" help_text=""/> + <FilterGroup54 value="0x00000000" edit="true" visible="true" name="Filter Group 54" help_text=""/> + <FilterGroup55 value="0x00000000" edit="true" visible="true" name="Filter Group 55" help_text=""/> + <FilterGroup56 value="0x00000000" edit="true" visible="true" name="Filter Group 56" help_text=""/> + <FilterGroup57 value="0x00000000" edit="true" visible="true" name="Filter Group 57" help_text=""/> + <FilterGroup58 value="0x00000000" edit="true" visible="true" name="Filter Group 58" help_text=""/> + <FilterGroup59 value="0x00000000" edit="true" visible="true" name="Filter Group 59" help_text=""/> + <FilterGroup60 value="0x00000000" edit="true" visible="true" name="Filter Group 60" help_text=""/> + <FilterGroup61 value="0x00000000" edit="true" visible="true" name="Filter Group 61" help_text=""/> + <FilterGroup62 value="0x00000000" edit="true" visible="true" name="Filter Group 62" help_text=""/> + <FilterGroup63 value="0x00000000" edit="true" visible="true" name="Filter Group 63" help_text=""/> + <FilterGroup64 value="0x00000000" edit="true" visible="true" name="Filter Group 64" help_text=""/> + <FilterGroup65 value="0x00000000" edit="true" visible="true" name="Filter Group 65" help_text=""/> + <FilterGroup66 value="0x00000000" edit="true" visible="true" name="Filter Group 66" help_text=""/> + <FilterGroup67 value="0x00000000" edit="true" visible="true" name="Filter Group 67" help_text=""/> + <FilterGroup68 value="0x00000000" edit="true" visible="true" name="Filter Group 68" help_text=""/> + <FilterGroup69 value="0x00000000" edit="true" visible="true" name="Filter Group 69" help_text=""/> + <FilterGroup70 value="0x00000000" edit="true" visible="true" name="Filter Group 70" help_text=""/> + <FilterGroup71 value="0x00000000" edit="true" visible="true" name="Filter Group 71" help_text=""/> + <FilterGroup72 value="0x00000000" edit="true" visible="true" name="Filter Group 72" help_text=""/> + <FilterGroup73 value="0x00000000" edit="true" visible="true" name="Filter Group 73" help_text=""/> + <FilterGroup74 value="0x00000000" edit="true" visible="true" name="Filter Group 74" help_text=""/> + <FilterGroup75 value="0x00000000" edit="true" visible="true" name="Filter Group 75" help_text=""/> + <FilterGroup76 value="0x000000FE" edit="true" visible="true" name="Filter Group 76" help_text=""/> + <FilterGroup77 value="0x00000000" edit="true" visible="true" name="Filter Group 77" help_text=""/> + <FilterGroup78 value="0x00000000" edit="true" visible="true" name="Filter Group 78" help_text=""/> + <FilterGroup79 value="0x00000000" edit="true" visible="true" name="Filter Group 79" help_text=""/> + <FilterGroup80 value="0x00000000" edit="true" visible="true" name="Filter Group 80" help_text=""/> + <FilterGroup81 value="0x00000000" edit="true" visible="true" name="Filter Group 81" help_text=""/> + <FilterGroup82 value="0x00000000" edit="true" visible="true" name="Filter Group 82" help_text=""/> + <FilterGroup83 value="0x00000000" edit="true" visible="true" name="Filter Group 83" help_text=""/> + <FilterGroup84 value="0x00000000" edit="true" visible="true" name="Filter Group 84" help_text=""/> + <FilterGroup85 value="0x00000000" edit="true" visible="true" name="Filter Group 85" help_text=""/> + <FilterGroup86 value="0x00000000" edit="true" visible="true" name="Filter Group 86" help_text=""/> + <FilterGroup87 value="0x00000000" edit="true" visible="true" name="Filter Group 87" help_text=""/> + <FilterGroup88 value="0x00000000" edit="true" visible="true" name="Filter Group 88" help_text=""/> + <FilterGroup89 value="0x00000000" edit="true" visible="true" name="Filter Group 89" help_text=""/> + <FilterGroup90 value="0x00000000" edit="true" visible="true" name="Filter Group 90" help_text=""/> + <FilterGroup91 value="0x00000000" edit="true" visible="true" name="Filter Group 91" help_text=""/> + <FilterGroup92 value="0x00000000" edit="true" visible="true" name="Filter Group 92" help_text=""/> + <FilterGroup93 value="0x00000000" edit="true" visible="true" name="Filter Group 93" help_text=""/> + <FilterGroup94 value="0x00000000" edit="true" visible="true" name="Filter Group 94" help_text=""/> + <FilterGroup95 value="0x00000000" edit="true" visible="true" name="Filter Group 95" help_text=""/> + <FilterGroup96 value="0x00000000" edit="true" visible="true" name="Filter Group 96" help_text=""/> + <FilterGroup97 value="0x00000000" edit="true" visible="true" name="Filter Group 97" help_text=""/> + <FilterGroup98 value="0x00000000" edit="true" visible="true" name="Filter Group 98" help_text=""/> + <FilterGroup99 value="0x00000000" edit="true" visible="true" name="Filter Group 99" help_text=""/> + <FilterGroup100 value="0x00000000" edit="true" visible="true" name="Filter Group 100" help_text=""/> + <FilterGroup101 value="0x00000000" edit="true" visible="true" name="Filter Group 101" help_text=""/> + <FilterGroup102 value="0x00000000" edit="true" visible="true" name="Filter Group 102" help_text=""/> + <FilterGroup103 value="0x00000000" edit="true" visible="true" name="Filter Group 103" help_text=""/> + <FilterGroup104 value="0x00000000" edit="true" visible="true" name="Filter Group 104" help_text=""/> + <FilterGroup105 value="0x00000000" edit="true" visible="true" name="Filter Group 105" help_text=""/> + <FilterGroup106 value="0x00000000" edit="true" visible="true" name="Filter Group 106" help_text=""/> + <FilterGroup107 value="0x00000000" edit="true" visible="true" name="Filter Group 107" help_text=""/> + <FilterGroup108 value="0x00000000" edit="true" visible="true" name="Filter Group 108" help_text=""/> + <FilterGroup109 value="0x00000000" edit="true" visible="true" name="Filter Group 109" help_text=""/> + <FilterGroup110 value="0x00000000" edit="true" visible="true" name="Filter Group 110" help_text=""/> + <FilterGroup111 value="0x00000000" edit="true" visible="true" name="Filter Group 111" help_text=""/> + <FilterGroup112 value="0x00000000" edit="true" visible="true" name="Filter Group 112" help_text=""/> + <FilterGroup113 value="0x00000000" edit="true" visible="true" name="Filter Group 113" help_text=""/> + <FilterGroup114 value="0x00000000" edit="true" visible="true" name="Filter Group 114" help_text=""/> + <FilterGroup115 value="0x00000000" edit="true" visible="true" name="Filter Group 115" help_text=""/> + <FilterGroup116 value="0x00000000" edit="true" visible="true" name="Filter Group 116" help_text=""/> + <FilterGroup117 value="0x00000000" edit="true" visible="true" name="Filter Group 117" help_text=""/> + <FilterGroup118 value="0x00000000" edit="true" visible="true" name="Filter Group 118" help_text=""/> + <FilterGroup119 value="0x00000000" edit="true" visible="true" name="Filter Group 119" help_text=""/> + <FilterGroup120 value="0x00000000" edit="true" visible="true" name="Filter Group 120" help_text=""/> + <FilterGroup121 value="0x00000000" edit="true" visible="true" name="Filter Group 121" help_text=""/> + <FilterGroup122 value="0x00000000" edit="true" visible="true" name="Filter Group 122" help_text=""/> + <FilterGroup123 value="0x00000000" edit="true" visible="true" name="Filter Group 123" help_text=""/> + <FilterGroup124 value="0x00000000" edit="true" visible="true" name="Filter Group 124" help_text=""/> + <FilterGroup125 value="0x00000000" edit="true" visible="true" name="Filter Group 125" help_text=""/> + <FilterGroup126 value="0x00000000" edit="true" visible="true" name="Filter Group 126" help_text=""/> + <FilterGroup127 value="0x00000000" edit="true" visible="true" name="Filter Group 127" help_text=""/> + </EventFilters> + </MDES> + <ChipsetInit value=""/> + <IccData> + <Defaults> + <Profile name="Standard"> + <HwRegisters> + <SECURITY0 value="0xFFFFFFCD"/> + <SECURITY1 value="0xFFFFF9FF"/> + <SECURITY2 value="0xFFFFFFFF"/> + <BIAS0 value="0x2AB02AB0"/> + <BIAS1 value="0x000000F2"/> + <BIAS2 value="0x00000000"/> + <BIASMISC value="0x00000088"/> + <CLKPATH value="0x070F7F99"/> + <MODDIV_FB value="0x00000134"/> + <LCPLL0 value="0x00000000"/> + <LCPLL1 value="0x00000000"/> + <LCPLL2 value="0x00005560"/> + <LCPLL3 value="0x00000021"/> + <LCPLL4 value="0x00000000"/> + <LCPLLMON value="0x00000000"/> + <OSC0 value="0x0000005C"/> + <SFR0 value="0x00020301"/> + <MONPORT0 value="0xE0000000"/> + <MONPORT1 value="0x00000000"/> + <MUXTOP value="0x00000000"/> + <VISACTL0 value="0x00000000"/> + <VISACTL1 value="0x00000000"/> + <VISACTL2 value="0x00000000"/> + <CBMISC value="0x00000000"/> + <SBEPCTL value="0x00020110"/> + <MONPORT2 value="0x00000000"/> + <CMNRSTFSM value="0x00001D4C"/> + <SSCDIVINTPHASE_DCLK135 value="0x00000024"/> + <SSCDITHPHASE_DCLK135 value="0x00000000"/> + <SSCTRIPARAM_DCLK135 value="0x27708028"/> + <SSCCTL_DCLK135 value="0x00000001"/> + <SSCAUXDIV_DCLK135 value="0x00000021"/> + <SSCMISC_DCLK135 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLK135 value="0x000029C5"/> + <SSCRSVD_DCLK135 value="0x00000000"/> + <SSCANACTL_DCLK135 value="0xFA8F61FF"/> + <SSCRSTFSM_DCLK135 value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLK135 value="0x00000000"/> + <SSCDFXPHSPLN1_DCLK135 value="0x00000000"/> + <SSCDFXMISC0_DCLK135 value="0x02000000"/> + <SSCDFXMISC1_DCLK135 value="0x00000000"/> + <SSCDFXMON_DCLK135 value="0x00000000"/> + <SSCDFXMISR0_DCLK135 value="0x00400001"/> + <SSCDFXMISR1_DCLK135 value="0x00000000"/> + <SSCDFXCNT_DCLK135 value="0x00000000"/> + <SSCVISA0_DCLK135 value="0x00000000"/> + <SSCVISA1_DCLK135 value="0x00000000"/> + <SSCVISA2_DCLK135 value="0x00000000"/> + <SSCDIVINTPHASE_DMI100 value="0x00000032"/> + <SSCDITHPHASE_DMI100 value="0x00000000"/> + <SSCTRIPARAM_DMI100 value="0x12404038"/> + <SSCCTL_DMI100 value="0x00000001"/> + <SSCAUXDIV_DMI100 value="0x00000029"/> + <SSCMISC_DMI100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_DMI100 value="0x000029C5"/> + <SSCRSVD_DMI100 value="0x00000000"/> + <SSCANACTL_DMI100 value="0x3B8F616F"/> + <SSCRSTFSM_DMI100 value="0x004D0012"/> + <SSCDFXPHSPLN0_DMI100 value="0x00000000"/> + <SSCDFXPHSPLN1_DMI100 value="0x00000000"/> + <SSCDFXMISC0_DMI100 value="0x02000000"/> + <SSCDFXMISC1_DMI100 value="0x00000000"/> + <SSCDFXMON_DMI100 value="0x00000000"/> + <SSCDFXMISR0_DMI100 value="0x00400001"/> + <SSCDFXMISR1_DMI100 value="0x00000000"/> + <SSCDFXCNT_DMI100 value="0x00000000"/> + <SSCVISA0_DMI100 value="0x00000000"/> + <SSCVISA1_DMI100 value="0x00000000"/> + <SSCVISA2_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000032"/> + <SSCDITHPHASE_PCHCIE100 value="0x00000000"/> + <SSCTRIPARAM_PCHPCIE100 value="0x12404038"/> + <SSCCTL_PCHPCIE100 value="0x00000000"/> + <SSCAUXDIV_PCHPCIE100 value="0x00000029"/> + <SSCMISC_PCHPCIE100 value="0x00000000"/> + <SSCTRIPARAMEXTRA_PCHPCIE100 value="0x000029C5"/> + <SSCRSVD_PCHPCIE100 value="0x00000000"/> + <SSCANACTL_PCHPCIE100 value="0xFA8F61FF"/> + <SSCRSTFSM_PCHPCIE100 value="0x004D0012"/> + <SSCDFXPHSPLN0_PCHPCIE100 value="0x00000000"/> + <SSCDFXPHSPLN1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISC0_PCHPCIE100 value="0x02000000"/> + <SSCDFXMISC1_PCHPCIE100 value="0x00000000"/> + <SSCDFXMON_PCHPCIE100 value="0x00000000"/> + <SSCDFXMISR0_PCHPCIE100 value="0x00400001"/> + <SSCDFXMISR1_PCHPCIE100 value="0x00000000"/> + <SSCDFXCNT_PCHPCIE100 value="0x00000000"/> + <SSCVISA0_PCHPCIE100 value="0x00000000"/> + <SSCVISA1_PCHPCIE100 value="0x00000000"/> + <SSCVISA2_PCHPCIE100 value="0x00000000"/> + <SSCDIVINTPHASE_DCLKBEND value="0x00000024"/> + <SSCDITHPHASE_DCLKBEND value="0x00000000"/> + <SSCTRIPARAM_DCLKBEND value="0x27708028"/> + <SSCCTL_DCLKBEND value="0x00000109"/> + <SSCAUXDIV_DCLKBEND value="0x00000021"/> + <SSCMISC_DCLKBEND value="0x00000000"/> + <SSCTRIPARAMEXTRA_DCLKBEND value="0x000029C5"/> + <SSCRSVD_DCLKBEND value="0x00000000"/> + <SSCANACTL_DCLKBEND value="0xFA8F61FF"/> + <SSCRSTFSM_DCLKBEND value="0x004D0012"/> + <SSCDFXPHSPLN0_DCLKBEND value="0x00000000"/> + <SSCDFXPHSPLN1_DCLKBEND value="0x00000000"/> + <SSCDFXMISC0_DCLKBEND value="0x02000000"/> + <SSCDFXMISC1_DCLKBEND value="0x00000000"/> + <SSCDFXMON_DCLKBEND value="0x00000000"/> + <SSCDFXMISR0_DCLKBEND value="0x00400001"/> + <SSCDFXMISR1_DCLKBEND value="0x00000000"/> + <SSCDFXCNT_DCLKBEND value="0x00000000"/> + <SSCVISA0_DCLKBEND value="0x00000000"/> + <SSCVISA1_DCLKBEND value="0x00000000"/> + <SSCVISA2_DCLKBEND value="0x00000000"/> + <SSCDIVINTPHASE_VGACLK value="0x00000024"/> + <SSCDITHPHASE_VGACLK value="0x00000000"/> + <SSCTRIPARAM_VGACLK value="0x27708028"/> + <SSCCTL_VGACLK value="0x00000009"/> + <SSCAUXDIV_VGACLK value="0x00000021"/> + <SSCMISC_VGACLK value="0x00000000"/> + <SSCTRIPARAMEXTRA_VGACLK value="0x000029C5"/> + <SSCRSVD_VGACLK value="0x00000000"/> + <SSCANACTL_VGACLK value="0x3B8F616F"/> + <SSCRSTFSM_VGACLK value="0x004D0012"/> + <SSCDFXPHSPLN0_VGACLK value="0x00000000"/> + <SSCDFXPHSPLN1_VGACLK value="0x00000000"/> + <SSCDFXMISC0_VGACLK value="0x02000000"/> + <SSCDFXMISC1_VGACLK value="0x00000000"/> + <SSCDFXMON_VGACLK value="0x00000000"/> + <SSCDFXMISR0_VGACLK value="0x00400001"/> + <SSCDFXMISR1_VGACLK value="0x00000000"/> + <SSCDFXCNT_VGACLK value="0x00000000"/> + <SSCVISA0_VGACLK value="0x00000000"/> + <SSCVISA1_VGACLK value="0x00000000"/> + <SSCVISA2_VGACLK value="0x00000000"/> + <SSCDIVINTPHASE_USB96 value="0x00000834"/> + <SSCDITHPHASE_USB96 value="0x00000000"/> + <SSCTRIPARAM_USB96 value="0x12700000"/> + <SSCCTL_USB96 value="0x00000008"/> + <SSCAUXDIV_USB96 value="0x00000021"/> + <SSCMISC_USB96 value="0x00000000"/> + <SSCTRIPARAMEXTRA_USB96 value="0x000029C5"/> + <SSCRSVD_USB96 value="0x00000000"/> + <SSCANACTL_USB96 value="0xFA8F61FF"/> + <SSCRSTFSM_USB96 value="0x004D0012"/> + <SSCDFXPHSPLN0_USB96 value="0x00000000"/> + <SSCDFXPHSPLN1_USB96 value="0x00000000"/> + <SSCDFXMISC0_USB96 value="0x02000000"/> + <SSCDFXMISC1_USB96 value="0x00000000"/> + <SSCDFXMON_USB96 value="0x00000000"/> + <SSCDFXMISR0_USB96 value="0x00400001"/> + <SSCDFXMISR1_USB96 value="0x00000000"/> + <SSCDFXCNT_USB96 value="0x00000000"/> + <SSCVISA0_USB96 value="0x00000000"/> + <SSCVISA1_USB96 value="0x00000000"/> + <SSCVISA2_USB96 value="0x00000000"/> + <SSCDIVINTPHASE_REF14 value="0x000012B8"/> + <SSCDITHPHASE_REF14 value="0x24489123"/> + <SSCTRIPARAM_REF14 value="0x12700000"/> + <SSCCTL_REF14 value="0x00000008"/> + <SSCAUXDIV_REF14 value="0x00000031"/> + <SSCMISC_REF14 value="0x00000000"/> + <SSCTRIPARAMEXTRA_REF14 value="0x000029C5"/> + <SSCRSVD_REF14 value="0x00000000"/> + <SSCANACTL_REF14 value="0x3B8F616F"/> + <SSCRSTFSM_REF14 value="0x004D0012"/> + <SSCDFXPHSPLN0_REF14 value="0x00000000"/> + <SSCDFXPHSPLN1_REF14 value="0x00000000"/> + <SSCDFXMISC0_REF14 value="0x02000000"/> + <SSCDFXMISC1_REF14 value="0x00000000"/> + <SSCDFXMON_REF14 value="0x00000000"/> + <SSCDFXMISR0_REF14 value="0x00400001"/> + <SSCDFXMISR1_REF14 value="0x00000000"/> + <SSCDFXCNT_REF14 value="0x00000000"/> + <SSCVISA0_REF14 value="0x00000000"/> + <SSCVISA1_REF14 value="0x00000000"/> + <SSCVISA2_REF14 value="0x00000000"/> + <SSCDIVINTPHASE_27S value="0x00000024"/> + <SSCDITHPHASE_27S value="0x00000000"/> + <SSCTRIPARAM_27S value="0x12700000"/> + <SSCCTL_27S value="0x00000001"/> + <SSCAUXDIV_27S value="0x00000029"/> + <SSCMISC_27S value="0x00000000"/> + <SSCTRIPARAMEXTRA_27S value="0x000029C5"/> + <SSCRSVD_27S value="0x00000000"/> + <SSCANACTL_27S value="0x0A8F61FD"/> + <SSCRSTFSM_27S value="0x004D0012"/> + <SSCDFXPHSPLN0_27S value="0x00000000"/> + <SSCDFXPHSPLN1_27S value="0x00000000"/> + <SSCDFXMISC0_27S value="0x02000000"/> + <SSCDFXMISC1_27S value="0x00000000"/> + <SSCDFXMON_27S value="0x00000000"/> + <SSCDFXMISR0_27S value="0x00400001"/> + <SSCDFXMISR1_27S value="0x00000000"/> + <SSCDFXCNT_27S value="0x00000000"/> + <SSCVISA0_27S value="0x00000000"/> + <SSCVISA1_27S value="0x00000000"/> + <SSCVISA2_27S value="0x00000000"/> + <DIV0_27NS value="0x20428417"/> + <DIV1_27S value="0x200A8103"/> + <DIV_PCI33 value="0x00030203"/> + <DIV_FLEX4824 value="0x00030103"/> + <DIV_MECLK value="0x00220905"/> + <DIV_VECLK value="0x00228203"/> + <DBUFF0_CLKOUT_ITPXDP value="0x00000F01"/> + <DBUFF1_CLKOUT_ITPXDP value="0x7F07070F"/> + <DBUFF0_CLKOUT_DMI value="0x00000F01"/> + <DBUFF1_CLKOUT_DMI value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC0 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC0 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC1 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC1 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC2 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC2 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC3 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC3 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC4 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC4 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC5 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC5 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC6 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC6 value="0x7F07070F"/> + <DBUFF0_CLKOUT_SRC7 value="0x00000F01"/> + <DBUFF1_CLKOUT_SRC7 value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGA value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGA value="0x7F07070F"/> + <DBUFF0_CLKOUT_PEGB value="0x00000F01"/> + <DBUFF1_CLKOUT_PEGB value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_SSC value="0x00000F00"/> + <DBUFF1_CLKOUT_DP_SSC value="0x7F07070F"/> + <DBUFF0_CLKOUT_DP_NSSC value="0x00000F01"/> + <DBUFF1_CLKOUT_DP_NSSC value="0x7F07070F"/> + <ICCMTR value="0x00000000"/> + <OCKEN value="0x7DFF0F8F"/> + <MDYNCTL value="0x00000000"/> + <RSVD_0C value="0x00000000"/> + <RSVD_10 value="0x00000000"/> + <RSVD_14 value="0x00000000"/> + <RSVD_18 value="0x00000000"/> + <RSVD_1C value="0x00000000"/> + <SEOBEN value="0x00000F8F"/> + <SEFLXBP value="0x00009999"/> + <SEPCICLKBP value="0x00099999"/> + <RSVD_2C value="0x00000000"/> + <RSVD_30 value="0x00000000"/> + <RSVD_34 value="0x00000000"/> + <RSVD_38 value="0x00000000"/> + <RSVD_3C value="0x00000000"/> + <DCOSS value="0x00000400"/> + <SECOSS value="0x00002516"/> + <MCSS value="0x00000001"/> + <PLLRCS value="0x00011114"/> + <RSVD_50 value="0x00000000"/> + <RSVD_54 value="0x00000000"/> + <RSVD_58 value="0x00000000"/> + <RSVD_5C value="0x00000000"/> + <ICCCTL value="0x00000018"/> + <ICC_SPARE value="0x00000000"/> + <PMPCI value="0x00000000"/> + <PM1SRCCLK value="0x76543210"/> + <PM2SRCCLK value="0x00000098"/> + <ICCSFBV value="0x00000000"/> + <ICCSSBV value="0x00000002"/> + <RSVD_7C value="0x00000000"/> + </HwRegisters> + <ClkRangeDefRecord clock="1" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="2" value="0x0000000001B00D80"/> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B00D80"/> + <ClkRangeDefRecord clock="4" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="5" value="0x0000000001400A00"/> + <ClkRangeDefRecord clock="6" value="0x0000000001C20E10"/> + <ClkRangeDefRecord clock="7" value="0x0000000001E48F24"/> + <ClkRangeDefRecord clock="8" value="0x0000000001400A00"/> + <ClkEnMasks value="0x000000000DFF0F8F"/> + </Profile> + <Profile name="WiMax" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + </HwRegisters> + <ClkRangeDefRecord clock="3" value="0x0000DF32A5B20D80"/> + </Profile> + <Profile name="3G" base="Standard"> + <HwRegisters> + <SSCDIVINTPHASE_DMI100 value="0x00001433"/> + <SSCCTL_DMI100 value="0x00000000"/> + <SSCDIVINTPHASE_PCHPCIE100 value="0x00000333"/> + <SSCTRIPARAM_PCHPCIE100 value="0x9240B820"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x00000732A5B70D80"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + <Profile name="Overclocking" base="Standard"> + <HwRegisters> + <SSCCTL_DMI100 value="0x00000000"/> + <DCOSS value="0x000005A0"/> + <MCSS value="0x00000007"/> + <PLLRCS value="0x00013114"/> + <ICCCTL value="0x0000001A"/> + </HwRegisters> + <ClkRangeDefRecord clock="2" value="0x000007FAA7F00280"/> + <ClkRangeDefRecord clock="3" value="0x0000D832A5B20D80"/> + </Profile> + </Defaults> + <Custom> + <Profile name="UserProfile" base="Standard" selected="TRUE"/> + </Custom> + <LockMask value="0:Default"/> + <SelectedBy value="SoftStrap"/> + </IccData> + </Configuration> + </Region2> + </Chipset> +</ftoolRoot> + |