summaryrefslogtreecommitdiff
path: root/Board/IO/F81216/F81216.ASL
diff options
context:
space:
mode:
Diffstat (limited to 'Board/IO/F81216/F81216.ASL')
-rw-r--r--Board/IO/F81216/F81216.ASL16
1 files changed, 14 insertions, 2 deletions
diff --git a/Board/IO/F81216/F81216.ASL b/Board/IO/F81216/F81216.ASL
index 4158855..6fd12c0 100644
--- a/Board/IO/F81216/F81216.ASL
+++ b/Board/IO/F81216/F81216.ASL
@@ -415,7 +415,13 @@ Device(SIO2) {
// Set IRQ Type:porting according INTT
//AMI_TODO:
If(And(INTT,0x01)){
- Store(0x18, IRQS) // IRQ Type: Active-Low-Level-Triggered,Shared.
+ //Store(0x18, IRQS) // IRQ Type: Active-Low-Level-Triggered,Shared.
+ If( And(INTT, 0x02) ) {
+ Store(0x19, IRQS)
+ }
+ Else {
+ Store(0x18, IRQS)
+ }
} Else {
Store(1, IRQS) // IRQ Type: Active-High-Edge-Triggered,No-Shared(default)
}
@@ -465,7 +471,13 @@ Device(SIO2) {
FindSetRightBit(IRQT, Local0)
Subtract(Local0, 1, INTR)
//Set IRQ flag,AMI_TODO: bit4:_SHR,bit3:_LL,bit0:_HE
- Store(0x01, INTT) //some relative share,active-low/high registers
+ //Store(0x01, INTT) //some relative share,active-low/high registers
+ If( LEqual(CISM, 0) ) {
+ Store(0x01, INTT)
+ }
+ Else {
+ Store(0x03, INTT)
+ }
}Else{
Store(0, INTR) //No IRQ used
}