summaryrefslogtreecommitdiff
path: root/Chipset/SB/sbCSP.CIF
diff options
context:
space:
mode:
Diffstat (limited to 'Chipset/SB/sbCSP.CIF')
-rw-r--r--Chipset/SB/sbCSP.CIF31
1 files changed, 31 insertions, 0 deletions
diff --git a/Chipset/SB/sbCSP.CIF b/Chipset/SB/sbCSP.CIF
new file mode 100644
index 0000000..0031bf6
--- /dev/null
+++ b/Chipset/SB/sbCSP.CIF
@@ -0,0 +1,31 @@
+<component>
+ name = "Intel Pch SB Chipset"
+ category = ModulePart
+ LocalRoot = "Chipset\SB\"
+ RefName = "Intel Pch SB Chipset"
+[files]
+"SBGeneric.c"
+"SBPEI.c"
+"SBDxe.c"
+"SBCspLib.h"
+"RTC.h"
+"SBRun.c"
+"SBSmm.c"
+"RRIORDMA.asl"
+"GbE_OR.BIN"
+"SB.ASL"
+"IDE.ASL"
+"SATA.ASL"
+"SataOrom125.bin"
+[parts]
+"SB PPI"
+"SB Protocols"
+"SmBus"
+"SmmChildDispatcher"
+"SmmChildDispatcher2"
+"AcpiModeEnable"
+"SleepSmi"
+"SBSMI"
+"PchWrap"
+"SataDriver"
+<endComponent>