summaryrefslogtreecommitdiff
path: root/ReferenceCode/Chipset/LynxPoint/LynxPoint.cif
diff options
context:
space:
mode:
Diffstat (limited to 'ReferenceCode/Chipset/LynxPoint/LynxPoint.cif')
-rw-r--r--ReferenceCode/Chipset/LynxPoint/LynxPoint.cif47
1 files changed, 47 insertions, 0 deletions
diff --git a/ReferenceCode/Chipset/LynxPoint/LynxPoint.cif b/ReferenceCode/Chipset/LynxPoint/LynxPoint.cif
new file mode 100644
index 0000000..1722234
--- /dev/null
+++ b/ReferenceCode/Chipset/LynxPoint/LynxPoint.cif
@@ -0,0 +1,47 @@
+<component>
+ name = "Intel Pch SB Refcode"
+ category = ModulePart
+ LocalRoot = "ReferenceCode\Chipset\LynxPoint"
+ RefName = "Intel Pch SB Refcode"
+[files]
+"Pch.sdl"
+[parts]
+"PchAcpiTables"
+"ActiveBios"
+"IntelPchInclude"
+"IoTrap"
+"IntelLegacyInterrupt"
+"PchLib"
+"PchInitDxe"
+"PchInitPeim"
+"PchSmiDispatcher"
+"PchPcieSmm"
+"IntelPchPpiLib"
+"IntelPchProtocolLib"
+"PchReset"
+"PchResetPeim"
+"PchResetCommonLib"
+"PchSampleCode"
+"SataController"
+"PchSerialGpio"
+"SmartTimer"
+"PchSmbusCommonLib"
+"PchSmbusDxe"
+"PchSmbusArpDisabled"
+"PeiSmmControl"
+"SmmControl"
+"PchSpiCommonLib"
+"PchSpiPeim"
+"PchSpiSmm"
+"PchSpiRuntime"
+"PchSmbusSmm"
+"PchSmbusArpEnabled"
+"PchUsbCommonLib"
+"PchUsb"
+"Wdt"
+"PchGuidLib"
+"PchLateInitSmm"
+"PchS3Support"
+"PchS3Peim"
+"S3SupportSmm"
+<endComponent> \ No newline at end of file