summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2018-06-19Adjust IRQ Assignmentraywu
2018-06-19SIO Function Portingraywu
1. LPC Decode 2. UART Porting
2018-06-16Change to 8MB, Release BIOS for Bring Upraywu
2018-06-15Bring Up Release 20180615 2350raywu
2018-06-15PCH GPIO Portingraywu
"F81866_FLOPPY_PORT_PRESENT" = 0 "F81866_PARALLEL_PORT_PRESENT" = 0
2018-06-15GbE Controller : Disabledraywu
2018-06-15VBIOS Portingraywu
2018-06-15Add Haswell VBIOS 1039raywu
2018-06-15Overrideraywu
1. ME XML
2018-06-15Overrideraywu
1. "iAMT_SUPPORT" = 0
2018-06-15Overrideraywu
1 > CRB.sdl 2 > CSP.sdl
2018-06-15Add Modulesraywu
1 > 4.6.3.5_SIO_F81866_A5 2 > 4.6.3_SIO_F81216_Sec_A9
2018-06-151st Code Clean - Remove Modulesraywu
2018-06-15build successraywu
2018-06-15init. 1AQQW051HEADmasterraywu
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-20 07:13:34 +0000