summaryrefslogtreecommitdiff
path: root/RomImage
AgeCommit message (Collapse)Author
2018-06-25Release [SZPRJM04]raywu
2018-06-22Adjust ELINK / "PCIEClockConfig"raywu
Name = "{ CLOCK_SRC0, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_1, 0 }," Name = "{ CLOCK_SRC1, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_2, 0 }," Name = "{ CLOCK_SRC2, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_3, 0 },"
2018-06-22"Recovery_SUPPORT" = 0raywu
2018-06-19Adjust IRQ Assignmentraywu
2018-06-16Change to 8MB, Release BIOS for Bring Upraywu
2018-06-15PCH GPIO Portingraywu
"F81866_FLOPPY_PORT_PRESENT" = 0 "F81866_PARALLEL_PORT_PRESENT" = 0
2018-06-15Overrideraywu
1. ME XML
2018-06-15init. 1AQQW051HEADmasterraywu