From 05fd109bd0dc96590eeb5bd1fc011b2063275cd6 Mon Sep 17 00:00:00 2001
From: raywu <raywu@aaeon.com>
Date: Fri, 22 Jun 2018 15:44:55 +0800
Subject: Adjust ELINK / "PCIEClockConfig" 	Name  = "{ CLOCK_SRC0,
 PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_1, 0 }," 	Name  = "{ CLOCK_SRC1,
 PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_2, 0 }," 	Name  = "{ CLOCK_SRC2,
 PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_3, 0 },"

---
 CRB/CRB.sdl | 40 ++++++++++++++++++++--------------------
 CRB/CSP.sdl | 19 +++++++++++++++++++
 2 files changed, 39 insertions(+), 20 deletions(-)

(limited to 'CRB')

diff --git a/CRB/CRB.sdl b/CRB/CRB.sdl
index d63171b..61cdae2 100644
--- a/CRB/CRB.sdl
+++ b/CRB/CRB.sdl
@@ -3039,26 +3039,26 @@ ELINK
 	InvokeOrder = AfterParent
 End
 
-ELINK
-	Name  = "{ CLOCK_SRC7, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_6, 0 },"
-	Parent  = "PCIEClockConfig"
-	InvokeOrder = AfterParent
-	Help  = "Intel Flathead Creek, PCIE Slot#6(J13BU)"
-End
-
-ELINK
-	Name  = "{ CLOCK_SRC0, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_7, 0 },"
-	Parent  = "PCIEClockConfig"
-	InvokeOrder = AfterParent
-	Help  = "Intel Flathead Creek, PCIE Slot#5(J17BU)"
-End
-
-ELINK
-	Name  = "{ CLOCK_SRC6, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_8, 0 },"
-	Parent  = "PCIEClockConfig"
-	InvokeOrder = AfterParent
-	Help  = "Intel Flathead Creek, PCIE Slot#4(J4BU)"
-End
+##ELINK
+##	Name  = "{ CLOCK_SRC7, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_6, 0 },"
+##	Parent  = "PCIEClockConfig"
+##	InvokeOrder = AfterParent
+##	Help  = "Intel Flathead Creek, PCIE Slot#6(J13BU)"
+##End
+##
+##ELINK
+##	Name  = "{ CLOCK_SRC0, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_7, 0 },"
+##	Parent  = "PCIEClockConfig"
+##	InvokeOrder = AfterParent
+##	Help  = "Intel Flathead Creek, PCIE Slot#5(J17BU)"
+##End
+##
+##ELINK
+##	Name  = "{ CLOCK_SRC6, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_8, 0 },"
+##	Parent  = "PCIEClockConfig"
+##	InvokeOrder = AfterParent
+##	Help  = "Intel Flathead Creek, PCIE Slot#4(J4BU)"
+##End
 
 ELINK
     Name  = "NEHALEM_MICROCODE"
diff --git a/CRB/CSP.sdl b/CRB/CSP.sdl
index fb91811..6d4d436 100644
--- a/CRB/CSP.sdl
+++ b/CRB/CSP.sdl
@@ -1424,3 +1424,22 @@ TOKEN
 	TargetH = Yes
 #	Master = Yes
 End
+
+ELINK
+	Name  = "{ CLOCK_SRC0, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_1, 0 },"
+	Parent  = "PCIEClockConfig"
+	InvokeOrder = AfterParent
+	Help  = "Intel Flathead Creek, PCIE Slot#6(J13BU)"
+End
+ELINK
+	Name  = "{ CLOCK_SRC1, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_2, 0 },"
+	Parent  = "PCIEClockConfig"
+	InvokeOrder = AfterParent
+	Help  = "Intel Flathead Creek, PCIE Slot#6(J13BU)"
+End
+ELINK
+	Name  = "{ CLOCK_SRC2, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_3, 0 },"
+	Parent  = "PCIEClockConfig"
+	InvokeOrder = AfterParent
+	Help  = "Intel Flathead Creek, PCIE Slot#6(J13BU)"
+End
-- 
cgit v1.2.3