summaryrefslogtreecommitdiff
path: root/Board/EM/MeWrapper/MePciPlatform/MePciPlatform.h
blob: 818c3dcf550436d4c928c72beb973ac514674fc3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
//*************************************************************************
//*************************************************************************
//**                                                                     **
//**        (C)Copyright 1985-2010, American Megatrends, Inc.            **
//**                                                                     **
//**                       All Rights Reserved.                          **
//**                                                                     **
//**      5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093           **
//**                                                                     **
//**                       Phone: (770)-246-8600                         **
//**                                                                     **
//*************************************************************************
//*************************************************************************
//**********************************************************************
//
// $Header: /Alaska/SOURCE/Modules/SharkBayRefCodes/ME/MeWrapper/MePciPlatform/MePciPlatform.h 1     2/08/12 1:05a Klzhan $
//
// $Revision: 1 $
//
// $Date: 2/08/12 1:05a $
//
//**********************************************************************
// Revision History
// ----------------
// $Log: /Alaska/SOURCE/Modules/SharkBayRefCodes/ME/MeWrapper/MePciPlatform/MePciPlatform.h $
// 
// 1     2/08/12 1:05a Klzhan
// Initial Check in 
// 
// 1     2/25/11 1:41a Klzhan
// Initial Check-in
// 
// 1     12/03/10 5:09a Klzhan
// Initial Check-in.
// 
//
//**********************************************************************

//<AMI_FHDR_START>
//----------------------------------------------------------------------------
//
// Name:            MePciPlatform.h
//
// Description:     
//
//----------------------------------------------------------------------------
//<AMI_FHDR_END>
/*++

This file contains a 'Sample Driver' and is licensed as such
under the terms of your license agreement with Intel or your
vendor.  This file may be modified by the user, subject to  
the additional terms of the license agreement               

--*/

/*++
Copyright (c)  2008 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
  
Module Name:

 MePciPlatform.h

Abstract:

  
--*/
#ifndef _DXE_ME_PCI_PLATFORM_H_
#define _DXE_ME_PCI_PLATFORM_H_

#include "EdkIIGlueDxe.h"
#include "MeLib.h"

#include EFI_PROTOCOL_PRODUCER    (PciPlatform)
#include EFI_PROTOCOL_DEFINITION  (PciRootBridgeIo)

#define EFI_DRIVER_ENTRY_POINT(x)

#define Flex0         (1 << 0)
#define Flex1         (1 << 1)
#define Flex2         (1 << 2)
#define Flex3         (1 << 3)
#define PCI_Clock0    (1 << 7)
#define PCI_Clock1		(1 << 8)
#define PCI_Clock2    (1 << 9)
#define PCI_Clock3    (1 << 10)
#define PCI_Clock4    (1 << 11)
#define SRC0          (1 << 16)
#define SRC1				  (1 << 17)
#define SRC2				  (1 << 18)
#define SRC3				  (1 << 19)
#define SRC4          (1 << 20)
#define SRC5          (1 << 21)
#define SRC6          (1 << 22)
#define SRC7				  (1 << 23)
#define CSI_SRC8      (1 << 24)
#define CSI_DP        (1 << 25)
#define PEG_A         (1 << 26)
#define PEG_B         (1 << 27)
#define	DMI           (1 << 28)

#define PCI_SKIP              0xFF
#define R_PCH_PCIE_SLSTS      0x5A

typedef union _R_PCH_PCIE_SLSTS_VALUE {
	UINT16							                       REG;
  struct {
    UINT16  ReservedBIT0 : 1;
    UINT16  PFD : 1;
    UINT16  MSC : 1;
    UINT16  PDC : 1;
    UINT16  ReservedBIT4 : 1; 
    UINT16  MS  : 1;
    UINT16  PDS : 1;
    UINT16  ReservedBIT7 : 1;
    UINT16  LASC : 1;
    UINT16  Reserved : 7;
  } Fields;
} R_PCH_PCIE_SLSTS_VALUE;

typedef union _PCI_CFG_ADDR {
	UINT64							                        ADDR;
	EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS	Addr;
} PCI_CFG_ADDR;

typedef struct {
	PCI_CFG_ADDR	PciExpressBridgeAddress;
	BOOLEAN 	    HotPlugSupport;
  UINT32        ClockEnables;
} PLATFORM_PCI_EXPRESS_BRIDGE;

#endif


//*************************************************************************
//*************************************************************************
//**                                                                     **
//**        (C)Copyright 1985-2010, American Megatrends, Inc.            **
//**                                                                     **
//**                       All Rights Reserved.                          **
//**                                                                     **
//**      5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093           **
//**                                                                     **
//**                       Phone: (770)-246-8600                         **
//**                                                                     **
//*************************************************************************
//*************************************************************************