1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
|
//****************************************************************************
//****************************************************************************
//** **
//** (C)Copyright 1985-2016, American Megatrends, Inc. **
//** **
//** All Rights Reserved. **
//** **
//** 5555 Oakbrook Pkwy, Norcross, GA 30093 **
//** **
//** Phone (770)-246-8600 **
//** **
//****************************************************************************
//****************************************************************************
//**********************************************************************
//<AMI_FHDR_START>
//
// Name: xhci.h
//
// Description: XHCI equates and structure definitions
//
//<AMI_FHDR_END>
//**********************************************************************
#ifndef _XHCI_H_
#define _XHCI_H_
#include <Token.h>
#include "usbkbd.h"
#pragma pack(push, 1)
// XHCI Device Context structures
//---------------------------------------------------------------------------
typedef struct {
UINT64 ScratchpadBufArrayPtr;
UINT64 DevCntxtAddr[255];
} XHCI_DCBAA; // Total size is 256 64-bit entries, or 2K Bytes (section 6.1)
// XHCI PCI Configuration Registers
//---------------------------------------------------------------------------
// Serial Bus Release Number Register
#define XHCI_PCI_SBRN 0x60
// Frame Length Adjustment Register
#define XHCI_PCI_FLADJ 0x61
// Host Controller Capability Registers
//---------------------------------------------------------------------------
typedef struct {
UINT32 MaxSlots : 8; // Number of Device Slots
UINT32 MaxIntrs : 11; // Number of Interrupters
UINT32 Rsvd : 5; // Reserved
UINT32 MaxPorts : 8; // Number of ports
} HCSPARAMS1;
typedef struct {
UINT32 Ist : 4; // Isochronous Scheduling Threshold
UINT32 ErstMax : 4; // Event Ring Segment Table Max
UINT32 Rsvd : 13;
UINT32 MaxScratchPadBufsHi : 5; // Max Scratchpad Buffers (Max Scratchpad Bufs Hi).
UINT32 Spr : 1; // Scratchpad restore
UINT32 MaxScratchPadBufsLo : 5; // Max Scratchpad Buffers (Max Scratchpad Bufs Lo).
} HCSPARAMS2;
typedef struct {
UINT32 U1DevExitLatency : 8; // Worst case latency of U1->U0, mks
UINT32 Rsvd : 8;
UINT32 U2DevExitLatency : 16; // Worst case latency of U2->U0, mks
} HCSPARAMS3;
typedef struct {
UINT32 Ac64 : 1; // 64-bit Addressing Capability
UINT32 Bnc : 1; // Bandwidth Negotiation Capability
UINT32 Csz : 1; // Context data structures width (32 or 64 bit)
UINT32 Ppc : 1; // Power Port Control
UINT32 Pind : 1; // Port Indicators
UINT32 Lhrc : 1; // Light HC Reset Capability
UINT32 Ltc : 1; // Latency Tolerance Capability
UINT32 Nss : 1; // No Secondary SID Support
UINT32 Pae : 1; // Parse All Event Data
UINT32 Spc : 1; // Stopped - Short Packet Capability
UINT32 Sec : 1; // Stopped EDTLA Capability
UINT32 Cfc : 1; // Contiguous Frame ID Capability
UINT32 MaxPsaSize : 4; // Maximum Primary Stream Array Size
UINT32 Xecp : 16; // xHCI Extended Capabilities Pointer
} HCCPARAMS1;
typedef struct {
UINT32 U3c : 1; // U3 Entry Capability
UINT32 Cmc : 1; // Configure Endpoint Command Max Exit Latency Too Large Capability
UINT32 Fsc : 1; // Force Save Context Capability
UINT32 Ctc : 1; // Compliance Transition Capability
UINT32 Lec : 1; // Large ESIT Payload Capability
UINT32 Cic : 1; // Configuration Information Capability
UINT32 Rsvd : 26;
} HCCPARAMS2;
typedef struct {
UINT8 CapLength; // 00
UINT8 Rsvd; // 01
UINT16 HciVersion; // 02
HCSPARAMS1 HcsParams1; // 04
HCSPARAMS2 HcsParams2; // 08
HCSPARAMS3 HcsParams3; // 0C
HCCPARAMS1 HccParams1; // 10
UINT32 DbOff; // 14
UINT32 RtsOff; // 18
HCCPARAMS2 HccParams2; // 1C
} XHCI_HC_CAP_REGS;
//-----------------------------------------------------------
// Host Controller Operational Registers
//-----------------------------------------------------------
typedef struct {
union {
UINT32 AllBits; // can be used for clearing status
#define XHCI_CMD_RS BIT0
#define XHCI_CMD_HCRST BIT1
#define XHCI_CMD_INTE BIT2
#define XHCI_CMD_HSEE BIT3
#define XHCI_CMD_LHCRST BIT4
struct {
UINT32 RunStop : 1;
UINT32 HcRst : 1; // HC Reset
UINT32 Inte : 1; // Interrupter Enable
UINT32 HsEe : 1; // Host System Error Enable
UINT32 Rsvd : 3;
UINT32 LhcRst : 1; // Light Host Controller Reset
UINT32 Css : 1; // Controller Save State
UINT32 Crs : 1; // Controller Restore State
UINT32 Ewe : 1; // Enable Wrap Event
UINT32 Eu3S : 1; // Enable U3 MFINDEX Stop
UINT32 Rsvd1 : 20;
} Field;
};
} XHCI_USBCMD;
typedef struct {
union {
UINT32 AllBits; // can be used for clearing status
#define XHCI_STS_HALTED BIT0
#define XHCI_STS_HOSTSYSTEM_ERROR BIT2
#define XHCI_STS_EVT_INTERRUPT BIT3
#define XHCI_STS_PCD BIT4
struct {
UINT32 HcHalted : 1;
UINT32 Rsvd1 : 1;
UINT32 Hse : 1; // Host System Error
UINT32 Eint : 1; // Event Interrupt
UINT32 Pcd : 1; // Port Change Detect
UINT32 Rsvd2 : 3;
UINT32 Sss : 1; // Save State Status
UINT32 Rss : 1; // Restore State Status
UINT32 Sre : 1; // Save/Restore Error
UINT32 Cnr : 1; // Controller Not Ready
UINT32 Hce : 1; // Host Controller Error
UINT32 Rsvd3 : 19;
} Field;
};
} XHCI_USBSTS;
typedef struct {
UINT32 Rcs : 1; // Ring Cycle State
UINT32 Cs : 1; // Command Stop
UINT32 Ca : 1; // Command Abort
UINT32 Crr : 1; // Command Ring Running
UINT32 Rsvd : 2;
UINT32 CrPointer : 26; // Command Ring Pointer
} XHCI_CRCR;
#define XHCI_PORT_CONNECT BIT0
#define XHCI_PORT_ENABLE BIT1
#define XHCI_PORT_RESET BIT4
#define XHCI_PORT_RESET_CHG BIT21
#define XHCI_PORTSC_OFFSET 0x400
// Port speed definitions as read from PortSpeed field of PORTSC
#define XHCI_DEVSPEED_UNDEFINED 0
#define XHCI_DEVSPEED_FULL 1
#define XHCI_DEVSPEED_LOW 2
#define XHCI_DEVSPEED_HIGH 3
#define XHCI_DEVSPEED_SUPER 4
#define XHCI_DEVSPEED_SUPER_PLUS 5
// Port link definitions
#define XHCI_PORT_LINK_U0 0
#define XHCI_PORT_LINK_U1 1
#define XHCI_PORT_LINK_U2 2
#define XHCI_PORT_LINK_U3 3
#define XHCI_PORT_LINK_DISABLED 4
#define XHCI_PORT_LINK_RXDETECT 5
#define XHCI_PORT_LINK_INACTIVE 6
#define XHCI_PORT_LINK_POLLING 7
#define XHCI_PORT_LINK_RECOVERY 8
#define XHCI_PORT_LINK_HOT_RESET 9
#define XHCI_PORT_LINK_COMPLIANCE_MODE 10
#define XHCI_PORT_LINK_TEST_MODE 11
#define XHCI_PORT_LINK_RESUME 15
typedef struct {
union {
UINT32 AllBits; // can be used for clearing status
#define XHCI_PCS_CCS BIT0
#define XHCI_PCS_PED BIT1
#define XHCI_PCS_OCA BIT3
#define XHCI_PCS_PR BIT4
#define XHCI_PCS_PP BIT9
#define XHCI_PCS_LWS BIT16
#define XHCI_PCS_CSC BIT17
#define XHCI_PCS_WRC BIT19
#define XHCI_PCS_PRC BIT21
#define XHCI_PCS_WPR BIT31
struct {
UINT32 Ccs : 1; // 0 Current Connect Status - RO
UINT32 Ped : 1; // 1 Port Enabled/Disabled - RW1CS
UINT32 RsvdZ1 : 1; // 2
UINT32 Oca : 1; // 3 Over-current Active - RO
UINT32 Pr : 1; // 4 Port Reset - RW1S
UINT32 Pls : 4; // 5..8 Port Link State - RWS
UINT32 Pp : 1; // 9 Port Power - RWS
UINT32 PortSpeed : 4; // 10..13 Port Speed - RO
UINT32 Pic : 2; // 14..15 Port Indicator Ctl - RWS
UINT32 Lws : 1; // 16 Port Link State Write Strobe - RW
UINT32 Csc : 1; // 17 Connect Status Change - RW1CS
UINT32 Pec : 1; // 18 Port Enabled/Disabled Change - RW1CS
UINT32 Wrc : 1; // 19 Warm Port Reset Change - RW1CS/RsvdZ
UINT32 Occ : 1; // 20 Over-current Change - RW1CS
UINT32 Prc : 1; // 21 Port Reset Change - RW1CS
UINT32 Plc : 1; // 22 Port Link State Change - RW1CS
UINT32 Cec : 1; // 23 Port Config Error Change - RW1CS/RsvdZ
UINT32 Cas : 1; // 24 Cold Attach Status - RO
UINT32 Wce : 1; // 25 Wake on Connect Enable - RWS
UINT32 Wde : 1; // 26 Wake on Disconnect Enable - RWS
UINT32 Woe : 1; // 27 Wake on Over-current Enable - RWS
UINT32 RsvdZ2 : 2; // 28..29
UINT32 Dr : 1; // 30 Device Removable (0 removable) - RO
UINT32 Wpr : 1; // 31 Warm Port Reset - RW1S/RsvdZ
} Field;
};
} XHCI_PORTSC;
typedef struct {
XHCI_USBCMD UsbCmd; // 00
XHCI_USBSTS UsbSts; // 04
UINT32 PageSize; // 08
UINT8 Rsvd1[8]; // 0C
UINT32 DnCtrl; // 14 Device Notification Control
UINT64 Crcr; // 18 Command Ring Control
UINT8 Rsvd2[16]; // 20
UINT64 DcbAap; // 30 Device Context Base Address Array Pointer
UINT32 Config; // 38 Max Device Slots Enabled
} XHCI_HC_OP_REGS;
#define CRCR_RING_CYCLE_STATE BIT0
#define CRCR_COMMAND_STOP BIT1
#define CRCR_COMMAND_ABORT BIT2
#define CRCR_COMMAND_RUNNING BIT3
// 6.5
typedef struct {
UINT64 RsBase;
UINT16 RsSize;
UINT16 Rsvd1;
UINT32 Rsvd2;
} XHCI_ER_SEGMENT_ENTRY;
// Interrupt Moderation Interval (5.5.2.2)
// Minimum inter-interrupt interval, in 250ns units. The value of 4000 makes 1ms interval.
#define XHCI_IMODI 4000
#define XHCI_KEYREPEAT_IMODI REPEAT_INTERVAL * 4000
#define XHCI_KEYREPEAT_IMODC REPEAT_INTERVAL * 4000
// Note: the following structure defines 32-bit and 64-bits fields
// without detailing; this MMIO data must be accessed using Dword
// access for 32-bit fields and Qword access for 64-bit, Section 5.5.
typedef struct {
UINT32 IMan; // Interrupter Management
UINT32 IMod; // Interrupter Moderation
UINT32 Erstz; // Event Ring Segment Table Size
UINT32 RsrvP;
UINT64 Erstba; // Event Ring Segment Table Base Address
UINT64 Erdp; // Event Ring Dequeue Pointer
} XHCI_INTERRUPTER_REGS;
typedef struct {
UINT32 MfIndex;
UINT32 Reserved[7];
XHCI_INTERRUPTER_REGS IntRegs[1024];
} XHCI_HC_RT_REGS;
typedef enum {
XhciTNormal = 1,
XhciTSetupStage, // 2
XhciTDataStage, // 3
XhciTStatusStage,// 4
XhciTIsoch, // 5
XhciTLink, // 6
XhciTEventData, // 7
XhciTNoOp, // 8
XhciTEnableSlotCmd, // 9
XhciTDisableSlotCmd, // 10
XhciTAddressDeviceCmd, // 11
XhciTConfigureEndpointCmd, //12
XhciTEvaluateContextCmd, //13
XhciTResetEndpointCmd, //14
XhciTStopEndpointCmd, // 15
XhciTSetTRDequeuePointerCmd, //16
XhciTResetDeviceCmd, // 17
XhciTForceEventCmd, // 18
XhciTNegotiateBandwidthCmd, // 19
XhciTSetLatencyToleranceCmd, // 20
XhciTGetPortBandwidthCmd, // 21
XhciTForceHeaderCmd, // 22
XhciTNoOpCmd, // 23
// 24..31 reserved
XhciTTransferEvt = 32,
XhciTCmdCompleteEvt, // 33
XhciTPortStatusChgEvt, // 34
XhciTBandwidthRequestEvt, // 35
XhciTDoorbellEvt, // 36
XhciTHostControllerEvt, // 37
XhciTDevNotificationEvt, // 38
XhciTMfIndexWrapEvt // 39
} TRB_TYPE;
//---------------------------------------------------------
// Slot context definitions, Section 6.2.2
//---------------------------------------------------------
typedef struct {
UINT32 RouteString : 20;
UINT32 Speed : 4;
UINT32 RsvdZ1 : 1;
UINT32 MultiTT : 1;
UINT32 Hub : 1;
UINT32 ContextEntries : 5;
UINT32 MaxExitLatency : 16;
UINT32 RootHubPort : 8;
UINT32 PortsNum : 8;
UINT32 TtHubSlotId : 8;
UINT32 TtPortNumber : 8;
UINT32 TThinkTime : 2;
UINT32 RsvdZ3 : 4;
UINT32 Interrupter : 10;
UINT32 DevAddr : 8;
UINT32 RsvdZ4 : 19;
UINT32 SlotState : 5;
UINT32 RsvdO[4];
} XHCI_SLOT_CONTEXT;
// XHCI_SLOT_CONTEXT.DW3.SlotState definitions
#define XHCI_SLOT_STATE_DISABLED 0
#define XHCI_SLOT_STATE_DEFAULT 1
#define XHCI_SLOT_STATE_ADDRESSED 2
#define XHCI_SLOT_STATE_CONFIGURED 3
//---------------------------------------------------------
// Endpoint Context context definitions, Section 6.2.3
//---------------------------------------------------------
// Endpoint types, Table 57
#define XHCI_EPTYPE_NOT_VALID 0
#define XHCI_EPTYPE_ISOCH_OUT 1
#define XHCI_EPTYPE_BULK_OUT 2
#define XHCI_EPTYPE_INT_OUT 3
#define XHCI_EPTYPE_CTL 4
#define XHCI_EPTYPE_ISOCH_IN 5
#define XHCI_EPTYPE_BULK_IN 6
#define XHCI_EPTYPE_INT_IN 7
typedef struct {
UINT32 EpState : 3;
UINT32 RsvdZ1 : 5;
UINT32 Mult : 2;
UINT32 MaxPStreams : 5;
UINT32 Lsa : 1;
UINT32 Interval : 8;
UINT32 RzvdZ2 : 8;
UINT32 RzvdZ3 : 1;
UINT32 ErrorCount : 2;
UINT32 EpType : 3;
UINT32 RsvdZ : 1;
UINT32 Hid : 1;
UINT32 MaxBurstSize : 8;
UINT32 MaxPacketSize : 16;
UINT64 TrDequeuePtr; // BIT0 of this field is DCS (Dequeue Cycle State)
UINT16 AvgTrbLength;
UINT16 MaxEsitPayload;
UINT32 RsvdO[3];
} XHCI_EP_CONTEXT;
// XHCI_EP_CONTEXT.DW0.State definitions
#define XHCI_EP_STATE_DISABLED 0
#define XHCI_EP_STATE_RUNNING 1
#define XHCI_EP_STATE_HALTED 2
#define XHCI_EP_STATE_STOPPED 3
#define XHCI_EP_STATE_ERROR 4
// XHCI_EP_CONTEXT.DW1.EpType definitions
#define XHCI_EP_TYPE_NOTVALID 0
#define XHCI_EP_TYPE_ISO_OUT 1
#define XHCI_EP_TYPE_BLK_OUT 2
#define XHCI_EP_TYPE_INT_OUT 3
#define XHCI_EP_TYPE_CONTROL 4
#define XHCI_EP_TYPE_ISO_IN 5
#define XHCI_EP_TYPE_BLK_IN 6
#define XHCI_EP_TYPE_INT_IN 7
//---------------------------------------------------------
// Device context definition
//---------------------------------------------------------
typedef struct {
XHCI_SLOT_CONTEXT Slot;
XHCI_EP_CONTEXT Ep[31];
} XHCI_DEVICE_CONTEXT;
#define XHCI_DEVICE_CONTEXT_ENTRIES 32
// TRB completion codes Table 130
#define XHCI_TRB_INVALID 0
#define XHCI_TRB_SUCCESS 1
#define XHCI_TRB_DATABUF_ERROR 2
#define XHCI_TRB_BABBLE_ERROR 3
#define XHCI_TRB_TRANSACTION_ERROR 4
#define XHCI_TRB_TRB_ERROR 5
#define XHCI_TRB_STALL_ERROR 6
#define XHCI_TRB_RESOURCE_ERROR 7
#define XHCI_TRB_BANDWIDTH_ERROR 8
#define XHCI_TRB_OUTOFSLOTS_ERROR 9
#define XHCI_TRB_INVALIDSTREAMTYPE_ERROR 10
#define XHCI_TRB_SLOTNOTENABLED_ERROR 11
#define XHCI_TRB_ENDPOINTNOTENABLED_ERROR 12
#define XHCI_TRB_SHORTPACKET 13
#define XHCI_TRB_RINGUNDERRUN 14
#define XHCI_TRB_RINGOVERRUN 15
#define XHCI_TRB_VFRINGFULL_ERROR 16
#define XHCI_TRB_PARAMETER_ERROR 17
#define XHCI_TRB_BANDWIDTHOVERRUN_ERROR 18
#define XHCI_TRB_CONTEXTSTATE_ERROR 19
#define XHCI_TRB_NOPINGRESPONSE_ERROR 20
#define XHCI_TRB_EVENTRINGFULL_ERROR 21
#define XHCI_TRB_MISSEDSERVICE_ERROR 23
#define XHCI_TRB_CMDRINGSTOPPED 24
#define XHCI_TRB_COMMANDABORTED 25
#define XHCI_TRB_STOPPED 26
#define XHCI_TRB_STOPPEDLENGTHINVALID 27
#define XHCI_TRB_CONTROLABORT_ERROR 28
#define XHCI_TRB_ISOCHBUFOVERRUN 31
#define XHCI_TRB_EVENTLOST_ERROR 32
#define XHCI_TRB_UNDEFINED_ERROR 33
#define XHCI_TRB_INVALIDSTREAMID_ERROR 34
#define XHCI_TRB_SECONDARYBANDWIDTH_ERROR 35
#define XHCI_TRB_SPLITTRANSACTION_ERROR 36
#define XHCI_TRB_EXECUTION_TIMEOUT_ERROR 255
//---------------------------------------------------------
// Transfer Descriptor Block (TRB) definitions, section 4.11
//---------------------------------------------------------
// TRB Template
typedef struct {
UINT32 Param1;
UINT32 Param2;
UINT32 RsvdZ1 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ3 : 16;
} XHCI_TRB;
// Event TRB types, Section 6.4.2
typedef struct {
UINT64 TrbPtr;
UINT32 TransferLength : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ1 : 1;
UINT32 EventData : 1;
UINT32 RsvdZ2 : 7;
UINT32 TrbType : 6;
UINT32 EndpointId : 5;
UINT32 RzvdZ3 : 3;
UINT32 SlotId : 8;
} XHCI_TRANSFER_EVT_TRB;
typedef struct {
UINT64 CmdTrbPtr;
UINT32 RsvdZ1 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 9;
UINT32 TrbType : 6;
UINT32 VfId : 8;
UINT32 SlotId : 8;
} XHCI_CMDCOMPLETE_EVT_TRB;
typedef struct {
UINT32 RsvdZ1 : 24;
UINT32 PortId : 8;
UINT32 RsvdZ2;
UINT32 RsvdZ3 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ4 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ5 : 16;
} XHCI_PORTSTSCHG_EVT_TRB;
typedef struct {
UINT32 RsvdZ1[2];
UINT32 RsvdZ2 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ3 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ4 : 8;
UINT32 SlotId : 8;
} XHCI_BANDWIDTHRQ_EVT_TRB;
typedef struct {
UINT32 DbReason : 5;
UINT32 RsvdZ1 : 27;
UINT32 Rsvd2;
UINT32 RsvdZ3 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ4 : 9;
UINT32 TrbType : 6;
UINT32 VfId : 8;
UINT32 SlotId : 8;
} XHCI_DORBELL_EVT_TRB;
typedef struct {
UINT32 RsvdZ1[2];
UINT32 RsvdZ2 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ3 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ4 : 16;
} XHCI_HC_EVT_TRB;
typedef struct {
UINT8 RsvdZ1 : 4;
UINT8 NtfType : 4;
UINT8 DevNtfData[7];
UINT32 RsvdZ2 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ3 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ4 : 8;
UINT32 SlotId : 8;
} XHCI_DEVNOTIFY_EVT_TRB;
typedef struct {
UINT32 RsvdZ[2];
UINT32 RsvdZ2 : 24;
UINT32 CompletionCode : 8;
UINT32 CycleBit : 1;
UINT32 RsvdZ3 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ4 : 16;
} XHCI_MFINDXWRAP_EVT_TRB;
typedef union {
XHCI_TRANSFER_EVT_TRB TransferEvt;
XHCI_CMDCOMPLETE_EVT_TRB CmdEvt;
XHCI_PORTSTSCHG_EVT_TRB PortStsChgEvt;
XHCI_BANDWIDTHRQ_EVT_TRB BandwidthRqEvt;
XHCI_DORBELL_EVT_TRB DoorbellEvt;
XHCI_HC_EVT_TRB HcEvt;
XHCI_DEVNOTIFY_EVT_TRB DevNotificationEvt;
XHCI_MFINDXWRAP_EVT_TRB MicroframeIndxWrapEvt;
} XHCI_EVENT_TRB;
// Command TRB types, Section 6.4.3
typedef struct {
UINT32 RsvdZ1[3];
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ3 : 16;
} XHCI_COMMON_CMD_TRB;
typedef struct {
UINT32 RsvdZ1[3];
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ3 : 8;
UINT32 SlotId : 8;
} XHCI_DISABLESLOT_CMD_TRB;
typedef struct {
UINT64 InpCtxAddress;
UINT32 RsvdZ1;
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 8;
UINT32 Bsr : 1;
UINT32 TrbType : 6;
UINT32 RsvdZ3 : 8;
UINT32 SlotId : 8;
} XHCI_ADDRESSDEV_CMD_TRB;
typedef struct {
UINT64 InpCtxAddress;
UINT32 RsvdZ1;
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 8;
UINT32 Dc : 1;
UINT32 TrbType : 6;
UINT32 RsvdZ3 : 8;
UINT32 SlotId : 8;
} XHCI_CONFIGURE_EP_CMD_TRB;
typedef struct {
UINT64 InpCtxAddress;
UINT32 RsvdZ1;
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 9;
UINT32 TrbType : 6;
UINT32 RsvdZ3 : 8;
UINT32 SlotId : 8;
} XHCI_EVALUATE_CONTEXT_CMD_TRB;
typedef struct {
UINT32 RsvdZ1[3];
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 8;
UINT32 Tsp : 1;
UINT32 TrbType : 6;
UINT32 EndpointId : 5;
UINT32 RsvdZ3 : 3;
UINT32 SlotId : 8;
} XHCI_RESET_EP_CMD_TRB;
typedef struct {
UINT64 TrPointer;
UINT32 RsvdZ1 :16;
UINT32 StreamId :16;
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 9;
UINT32 TrbType : 6;
UINT32 EndpointId : 5;
UINT32 RsvdZ3 : 3;
UINT32 SlotId : 8;
} XHCI_SET_TRPTR_CMD_TRB;
//(EIP54300+)>
typedef struct {
UINT32 RsvdZ1[3];
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 9;
UINT32 TrbType : 6;
UINT32 EndpointId : 5;
UINT32 RsvdZ3 : 2;
UINT32 Suspend : 1;
UINT32 SlotId : 8;
} XHCI_STOP_EP_CMD_TRB;
//<(EIP54300+)
typedef union {
XHCI_COMMON_CMD_TRB GenericCmdTrb;
XHCI_COMMON_CMD_TRB NoOpCmdTrb;
XHCI_COMMON_CMD_TRB EnableSlotCmdTrb;
XHCI_DISABLESLOT_CMD_TRB DisableSlotCmdTrb;
XHCI_ADDRESSDEV_CMD_TRB AddressDevCmdTrb;
XHCI_SET_TRPTR_CMD_TRB SetTrPtrCmdTrb;
} XHCI_CMD_TRB;
// Transfer TRB types, Section 6.4.1
typedef struct {
UINT64 DataBuffer;
UINT32 XferLength : 17;
UINT32 TdSize : 5;
UINT32 Interrupter : 10;
UINT32 CycleBit : 1;
UINT32 EvalNext : 1;
UINT32 Isp : 1;
UINT32 NoSnoop : 1;
UINT32 Chain : 1;
UINT32 Ioc : 1;
UINT32 Idt : 1;
UINT32 RsvdZ1 : 2;
UINT32 Bei : 1;
UINT32 TrbType : 6;
UINT32 Rsvd2 : 16;
} XHCI_NORMAL_XFR_TRB;
#define XHCI_XFER_TYPE_NO_DATA 0
#define XHCI_XFER_TYPE_DATA_OUT 2
#define XHCI_XFER_TYPE_DATA_IN 3
typedef struct {
UINT8 bmRequestType;
UINT8 bRequest;
UINT16 wValue;
UINT16 wIndex;
UINT16 wLength;
UINT32 XferLength : 17;
UINT32 RsvdZ1 : 5;
UINT32 Interrupter : 10;
UINT32 CycleBit : 1;
UINT32 RsvdZ2 : 4;
UINT32 Ioc : 1;
UINT32 Idt : 1;
UINT32 RsvdZ3 : 3;
UINT32 TrbType : 6;
UINT32 Trt : 2;
UINT32 RsvdZ4 : 14;
} XHCI_SETUP_XFR_TRB;
typedef struct {
UINT64 DataBuffer;
UINT32 XferLength : 17;
UINT32 TdLength : 5;
UINT32 Interrupter : 10;
UINT32 CycleBit : 1;
UINT32 EvalNext : 1;
UINT32 Isp : 1;
UINT32 NoSnoop : 1;
UINT32 Chain : 1;
UINT32 Ioc : 1;
UINT32 Idt : 1;
UINT32 RsvdZ1 : 3;
UINT32 TrbType : 6;
UINT32 Dir : 1;
UINT32 Rsvd2 : 15;
} XHCI_DATA_XFR_TRB;
typedef struct {
UINT64 RsvdZ1;
UINT32 RsvdZ2 : 22;
UINT32 Interrupter : 10;
UINT32 CycleBit : 1;
UINT32 EvalNext : 1;
UINT32 RsvdZ3 : 2;
UINT32 Chain : 1;
UINT32 Ioc : 1;
UINT32 RsvdZ4 : 4;
UINT32 TrbType : 6;
UINT32 Dir : 1;
UINT32 Rsvd2 : 15;
} XHCI_STATUS_XFR_TRB;
typedef struct {
UINT64 DataBuffer;
UINT32 XferLength : 17;
UINT32 TdLength : 5;
UINT32 Interrupter : 10;
UINT32 CycleBit : 1;
UINT32 EvalNext : 1;
UINT32 Isp : 1;
UINT32 NoSnoop : 1;
UINT32 Chain : 1;
UINT32 Ioc : 1;
UINT32 Idt : 1;
UINT32 RsvdZ1 : 3;
UINT32 TrbType : 6;
UINT32 Rsvd2 : 4;
UINT32 FrameId : 11;
UINT32 Sia : 1;
} XHCI_ISOCH_XFR_TRB;
typedef struct {
UINT64 RsvdZ1;
UINT32 RsvdZ2 : 22;
UINT32 Interrupter : 10;
UINT32 CycleBit : 1;
UINT32 EvalNext : 1;
UINT32 RsvdZ3 : 2;
UINT32 Chain : 1;
UINT32 Ioc : 1;
UINT32 RsvdZ4 : 4;
UINT32 TrbType : 6;
UINT32 Rsvd2 : 16;
} XHCI_NOOP_XFR_TRB;
typedef union {
XHCI_NORMAL_XFR_TRB NormalXfrTrb;
XHCI_SETUP_XFR_TRB SetupXfrTrb;
XHCI_DATA_XFR_TRB DataXfrTrb;
XHCI_STATUS_XFR_TRB StatusXfrTrb;
XHCI_ISOCH_XFR_TRB IsockXfrTrb;
XHCI_NOOP_XFR_TRB NoopXfrTrb;
} XHCI_XFR_TRB;
// Other TRB types
typedef struct {
UINT64 NextSegPtr;
UINT32 RsvdZ1 : 22;
UINT32 Interrupter : 10;
UINT32 CycleBit : 1;
UINT32 ToggleCycle : 1;
UINT32 RsvdZ2 : 2;
UINT32 Chain : 1;
UINT32 Ioc : 1;
UINT32 RsvdZ3 : 4;
UINT32 TrbType : 6;
UINT32 RsvdZ4 : 16;
} XHCI_LINK_TRB;
typedef struct {
XHCI_TRB *Base;
UINT32 Size; // #of TRBs in the ring
XHCI_TRB* LastTrb;
XHCI_TRB* QueuePtr;
UINT8 CycleBit;
UINT8 Pad[27-3*sizeof(VOID*)]; // Make size 32 Bytes
} TRB_RING;
// The following definition fixes the size of ring
// segment to TRBS_PER_SEGMENT * sizeof(XHCI_TRB)
#define TRBS_PER_SEGMENT 64
#define RING_SIZE TRBS_PER_SEGMENT*sizeof(XHCI_TRB)
// Default timeouts
#ifndef XHCI_CMD_COMPLETE_TIMEOUT_MS
#define XHCI_CMD_COMPLETE_TIMEOUT_MS 20
#endif
#ifndef XHCI_ADDR_CMD_COMPLETE_TIMEOUT_MS
#define XHCI_ADDR_CMD_COMPLETE_TIMEOUT_MS 2000
#endif
#ifndef XHCI_CTL_COMPLETE_TIMEOUT_MS
#define XHCI_CTL_COMPLETE_TIMEOUT_MS 2000
#endif
//#define XHCI_BULK_COMPLETE_TIMEOUT_MS 15000 //(EIP61193)
#ifndef XHCI_INT_COMPLETE_TIMEOUT_MS
#define XHCI_INT_COMPLETE_TIMEOUT_MS 1500
#endif
#ifndef XHCI_RESET_PORT_DELAY_MS
#define XHCI_RESET_PORT_DELAY_MS 10
#endif
#ifndef XHCI_RESET_EP_DELAY_MS
#define XHCI_RESET_EP_DELAY_MS 10
#endif
//#define XHCI_BOT_TD_MAXSIZE 512
#define XHCI_BOT_TD_MAXSIZE 0x10000
#define XHCI_BOT_MAX_XFR_SIZE XHCI_BOT_TD_MAXSIZE*8
#ifndef XHCI_SWITCH2SS_DELAY_MS
#define XHCI_SWITCH2SS_DELAY_MS 5
#endif
#ifndef XHCI_WAIT_PORT_STABLE_DELAY_MS
#define XHCI_WAIT_PORT_STABLE_DELAY_MS 50
#endif
#ifndef XHCI_MAX_PENDING_INTERRUPT_TRANSFER
#define XHCI_MAX_PENDING_INTERRUPT_TRANSFER 16
#endif
//---------------------------------------------------------
// Input context definition
//---------------------------------------------------------
typedef struct {
UINT32 DropContextFlags;
UINT32 AddContextFlags;
UINT32 RzvdZ[6];
} XHCI_INPUT_CONTROL_CONTEXT;
typedef struct {
XHCI_INPUT_CONTROL_CONTEXT CtlCtx;
XHCI_DEVICE_CONTEXT DevCtx;
} XHCI_INPUT_CONTEXT;
#define XHCI_INPUT_CONTEXT_ENTRIES 33
//---------------------------------------------------------
// Extended Capabilities
//---------------------------------------------------------
#define XHCI_EXT_CAP_USB_LEGACY 1
#define XHCI_EXT_CAP_SUPPORTED_PROTOCOL 2
#define XHCI_EXT_CAP_POWERMANAGEMENT 3
#define XHCI_EXT_CAP_IO_VIRTUALIZATION 4
#define XHCI_EXT_CAP_USB_DEBUG_PORT 10
typedef struct {
UINT32 CapId:8; // Capability ID
UINT32 NextCapPtr:8; // Next xHCI Extended Capability Pointer
UINT32 Cap:16; // Capability Specific
} XHCI_EXT_CAP;
#define XHCI_BIOS_OWNED_SEMAPHORE BIT16
#define XHCI_OS_OWNED_SEMAPHORE BIT24
typedef struct {
UINT32 CapId:8;
UINT32 NextCapPtr:8;
UINT32 HcBiosOwned:1;
UINT32 RsvdP1:7;
UINT32 HcOsOwned:1;
UINT32 RsvdP2:7;
} XHCI_LEGSUP;
#define XHCI_SMI_ENABLE BIT0
#define XHCI_SMI_HOST_ERROR_ENABLE BIT4
#define XHCI_SMI_OWNERSHIP_CHANGE_ENABLE BIT13
#define XHCI_SMI_PCI_CMD_ENABLE BIT14
#define XHCI_SMI_PCI_BAR_ENABLE BIT15
#define XHCI_SMI_EVENT_INT BIT16
#define XHCI_SMI_HOST_ERROR BIT20
#define XHCI_SMI_OWNERSHIP_CHANGE BIT29
#define XHCI_SMI_PCI_CMD BIT30
#define XHCI_SMI_PCI_BAR BIT31
typedef union {
UINT32 AllBits;
struct {
UINT32 UsbSmiEnable:1;
UINT32 RsvdP1:3;
UINT32 UsbHostErrorSmiEnable:1;
UINT32 RsvdP2:8;
UINT32 UsbOwnershipChangeSmiEnable:1;
UINT32 UsbPciCmdSmiEnable:1;
UINT32 UsbPciBarSmiEnable:1;
UINT32 UsbEventInterruptSmi:1;
UINT32 RsvdP3:3;
UINT32 UsbHostErrorSmi:1;
UINT32 RsvdP4:8;
UINT32 UsbOwnershipChangeSmi:1;
UINT32 UsbPciCmdSmi:1;
UINT32 UsbPciBarSmi:1;
};
} XHCI_LEGCTLSTS;
typedef struct {
XHCI_LEGSUP LegSup;
XHCI_LEGCTLSTS LegCtlSts;
} XHCI_EXT_LEG_CAP;
typedef struct {
struct {
UINT32 CapId:8;
UINT32 NextCapPtr:8;
UINT32 MinorRev:8;
UINT32 MajorRev:8;
};
UINT32 NameString;
struct {
UINT32 PortOffset:8;
UINT32 PortCount:8;
UINT32 L1c:1; // L1 Capability
UINT32 Hso:1; // High-speed Only
UINT32 Ihi:1; // Integrated Hub Implemented
UINT32 RsvdZ:13;
};
} XHCI_EXT_PROTOCOL;
typedef struct {
UINT32 CapId:8;
UINT32 NextCapPtr:8;
UINT32 DcerstMax:5;
UINT32 RsvdP:11;
} XHCI_DCID;
typedef struct {
UINT32 RsvdP1:8;
UINT32 DbTarget:8;
UINT32 RsvdP2:16;
} XHCI_DCDB;
typedef struct {
UINT32 Erstsz:16;
UINT32 RsvdP:16;
} XHCI_DCERSTSZ;
typedef struct {
UINT64 RsvdP:4;
UINT64 Erstba:60;
} XHCI_DCERSTBA;
typedef struct {
UINT64 Desi:3;
UINT64 RsvdP:1;
UINT64 Erdp:60;
} XHCI_DCERDP;
typedef struct {
UINT32 Dcr:1;
UINT32 Lse:1;
UINT32 Hot:1;
UINT32 Hit:1;
UINT32 Drc:1;
UINT32 RsvdP:11;
UINT32 DbMaxBurstSize:8;
UINT32 DeviceAddr:7;
UINT32 Dce:1;
} XHCI_DCCTRL;
typedef struct {
UINT32 Er:1;
UINT32 Sbr:1;
UINT32 RsvdP:22;
UINT32 DbPortNum:8;
} XHCI_DCST;
typedef struct {
UINT32 Ccs:1;
UINT32 Ped:1;
UINT32 RsvdZ1:2;
UINT32 Pr:1;
UINT32 Pls:4;
UINT32 RsvdZ2:1;
UINT32 PortSpeed:4;
UINT32 RsvdZ3:3;
UINT32 Csc:1;
UINT32 RsvdZ4:3;
UINT32 Prc:1;
UINT32 Plc:1;
UINT32 Cec:1;
UINT32 RsvdZ5:8;
} XHCI_DCPORTSC;
typedef struct {
UINT64 RsvdP:4;
UINT64 Dccp:60;
} XHCI_DCCP;
typedef struct {
UINT32 DbcProtocol:8;
UINT32 RsvdP:8;
UINT32 VendorId:16;
} XHCI_DCDDI1;
typedef struct {
UINT32 ProductId:16;
UINT32 DeviceRevision:16;
} XHCI_DCDDI2;
typedef struct {
XHCI_DCID DcId;
XHCI_DCDB DcDb;
XHCI_DCERSTSZ DcErstsz;
UINT32 RsvdZ;
XHCI_DCERSTBA DcErstba;
XHCI_DCERDP DcErdp;
XHCI_DCCTRL DcCtrl;
XHCI_DCST DcSt;
XHCI_DCPORTSC DcPortSc;
UINT32 RsvdP;
XHCI_DCCP DcCp;
XHCI_DCDDI1 DcDdi1;
XHCI_DCDDI2 DcDdi2;
} XHCI_DB_CAP_REGS;
#pragma pack(pop)
//(EIP60460)>
#define XHCI_FL100X_VID 0x1b73
#define XHCI_FL1000_DID 0x1000
#define XHCI_FL1009_DID 0x1009
//<(EIP60460)
//(EIP58979+)>
#define XHCI_TUSB73X0_VID 0x104C
#define XHCI_TUSB73X0_DID 0x8241
//<(EIP58979+)
//(EIP60327+)>
#define XHCI_VL800_VID 0x1106
#define XHCI_VL800_DID 0x3432
//<(EIP60327+)
#define XHCI_EJ168A_VID 0x1B6F
#define XHCI_EJ168A_DID 0x7023
#define XHCI_AMD_SB900_VID 0x1022
#define XHCI_AMD_SB900_DID 0x7812
#define XHCI_NEC_VID 0x1033
#define XHCI_NEC_200_DID 0x0194
#define XHCI_INTEL_VID 0x8086
typedef struct _XHCI_PENDING_POLLING{
XHCI_NORMAL_XFR_TRB *Trb;
UINT16 TransferredLength;
}XHCI_PENDING_INTERRUPT_TRANSFER;
typedef struct _USB3_HOST_CONTROLLER {
EFI_HANDLE Controller;
EFI_PCI_IO_PROTOCOL *PciIo;
EFI_USB2_HC_PROTOCOL Usb2HcProtocol;
XHCI_HC_CAP_REGS *CapRegs;
XHCI_HC_OP_REGS *OpRegs;
XHCI_HC_RT_REGS *RtRegs;
XHCI_EXT_LEG_CAP *ExtLegCap;
XHCI_EXT_PROTOCOL *Usb2Protocol;
XHCI_EXT_PROTOCOL *Usb3Protocol;
XHCI_DB_CAP_REGS *DbCapRegs;
UINT16 Vid;
UINT16 Did;
UINT16 HciVersion;
UINT8 MaxSlots;
UINT8 MaxPorts;
UINT16 MaxIntrs;
EFI_USB_HC_STATE HcState;
UINT32 PageSize4K;
UINT8 SBRN;
UINT8 ContextSize;
XHCI_DCBAA *DcbaaPtr;
TRB_RING CmdRing;
TRB_RING EvtRing;
TRB_RING *XfrRings;
UINTN XfrTrbs;
VOID *DeviceContext;
VOID *InputContext;
UINT32 DbOffset;
BOOLEAN Access64;
UINT64 *ScratchBufEntry;
XHCI_PENDING_INTERRUPT_TRANSFER PendingInterruptTransfer[XHCI_MAX_PENDING_INTERRUPT_TRANSFER];
} USB3_HOST_CONTROLLER;
#endif
//****************************************************************************
//****************************************************************************
//** **
//** (C)Copyright 1985-2016, American Megatrends, Inc. **
//** **
//** All Rights Reserved. **
//** **
//** 5555 Oakbrook Pkwy, Norcross, GA 30093 **
//** **
//** Phone (770)-246-8600 **
//** **
//****************************************************************************
//****************************************************************************
|