summaryrefslogtreecommitdiff
path: root/ReferenceCode/Chipset/LynxPoint/AcpiTables/Dsdt/PchEhci2.asl
blob: 0449f592fcbe7ab22dc2fce66938325145ca7014 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
/**************************************************************************;
;*                                                                        *;
;*    Intel Confidential                                                  *;
;*                                                                        *;
;*    Intel Corporation - ACPI Reference Code for the Haswell             *;
;*    Family of Customer Reference Boards.                                *;
;*                                                                        *;
;*                                                                        *;
;*    Copyright (c)  1999 - 2012 Intel Corporation. All rights reserved   *;
;*    This software and associated documentation (if any) is furnished    *;
;*    under a license and may only be used or copied in accordance        *;
;*    with the terms of the license. Except as permitted by such          *;
;*    license, no part of this software or documentation may be           *;
;*    reproduced, stored in a retrieval system, or transmitted in any     *;
;*    form or by any means without the express written consent of         *;
;*    Intel Corporation.                                                  *;
;*                                                                        *;
;*                                                                        *;
;**************************************************************************/
/*++
  This file contains an 'Intel Peripheral Driver' and is
  licensed for Intel CPUs and chipsets under the terms of your  
  license agreement with Intel or your vendor.  This file may   
  be modified by the user, subject to additional terms of the   
  license agreement                                             
--*/   

      OperationRegion(PWKE,PCI_Config,0x54,0x12)

      Field(PWKE,DWordAcc,NoLock,Preserve)
      {
            , 8,
        PMEE, 1, // PWR_CNTL_STS.PME_En
            , 6,
        PMES, 1, // PWR_CNTL_STS.PME_Sts
        Offset (0x0E),
            , 1,
        PWUC, 6 // Port Wake Up Capability Mask
      }

      Method(_PSW,1)
      {
        If(Arg0)
        {
          Store(Ones,PWUC)
        }
        Else
        {
          Store(0,PWUC)
        }
      }

      // The CRB leaves the USB ports on in S3/S4 to allow
      // the ability to Wake from USB.  Therefore, define
      // the below control methods to state D2 entry during
      // the given S-State.

      Method(_S3D,0)
      {
        Return(2)
      }

      Method(_S4D,0)
      {
        Return(2)
      }

      Device(HUBN)
      {
        Name(_ADR, Zero)

        Device(PR01)
        {
          Name(_ADR, One)

          //
          // There will have "Generic USB Hub" existed at Port 1 of each EHCI controller
          // in Windows "Device Manager" while RMH is enabled, so need to add _UPC
          // and _PLD to report OS that it's not user visible to pass WHQL: Single Computer
          // Display Object test in Win7
          //
          Method(_UPC,0,Serialized) {
            Name(UPCA, Package() { ASL_EHC2_PR01_UPC })
            Return(UPCA)
          }
          Method(_PLD,0,Serialized) {
            Name(PLDP, Package() {
              Buffer (0x10) {
                ASL_EHC2_PR01_PLD}
                })
              Return (PLDP)
            }

          Device(PR11)
          {
            Name(_ADR, One)
            Method(_UPC,0,Serialized) {
              Name(UPCP, Package() { ASL_EHC2_PR11_UPC })
              Return(UPCP)
            }
            Method(_PLD,0,Serialized) {
              Name(PLDP, Package() {
                Buffer (0x10) {
                  ASL_EHC2_PR11_PLD}
                })
              Return (PLDP)
            }
          }

          Device(PR12)
          {
            Name(_ADR, 0x02)
            Method(_UPC,0,Serialized) {
              Name(UPCP, Package() { ASL_EHC2_PR12_UPC })
              Return(UPCP)
            }
            Method(_PLD,0,Serialized) {
              Name(PLDP, Package() {
                Buffer (0x10) {
                  ASL_EHC2_PR12_PLD}
                })
              Return (PLDP)
            }
            Alias(SBV1,SDGV) // copy USB Sideband Deferring GPE Vector (HOST_ALERT#1) to DSM method
            Include("UsbSBD.ASL")
          }

          Device(PR13)
          {
            Name(_ADR, 0x03)
            Method(_UPC,0,Serialized) {
              Name(UPCP, Package() { ASL_EHC2_PR13_UPC })
              Return(UPCP)
            }
            Method(_PLD,0,Serialized) {
              Name(PLDP, Package() {
                Buffer (0x10) {
                  ASL_EHC2_PR13_PLD}
              })
              CreateBitField(DeRefOf(Index(PLDP,0)),64,VIS)
              If(LEqual(And(CDID,0xF000), 0x9000)) {  // on LPT-LP platforms this port is internal
                And(VIS,0,VIS)
              }
              Return (PLDP)
            }
            Alias(SBV2,SDGV) // copy USB Sideband Deferring GPE Vector (HOST_ALERT#2) to DSM method
            Include("UsbSBD.ASL")
          }

          Device(PR14)
          {
            Name(_ADR, 0x04)
            Method(_UPC,0,Serialized) {
              Name(UPCP, Package() { ASL_EHC2_PR14_UPC })
              Return(UPCP)
            }
            Method(_PLD,0,Serialized) {
              Name(PLDP, Package() {
                Buffer (0x10) {
                  ASL_EHC2_PR14_PLD}
                })
              Return (PLDP)
            }
          }

          Device(PR15)
          {
            Name(_ADR, 0x05)
            Method(_UPC,0,Serialized) {
              Name(UPCP, Package() { ASL_EHC2_PR15_UPC })
              Return(UPCP)
            }
            Method(_PLD,0,Serialized) {
              Name(PLDP, Package() {
                Buffer (0x10) {
                  ASL_EHC2_PR15_PLD}
                })
              Return (PLDP)
            }
          }

          Device(PR16)
          {
            Name(_ADR, 0x06)
            Method(_UPC,0,Serialized) {
              Name(UPCP, Package() { ASL_EHC2_PR16_UPC })
              Return(UPCP)
            }
            Method(_PLD,0,Serialized) {
              Name(PLDP, Package() {
                Buffer (0x10) {
                  ASL_EHC2_PR16_PLD}
                })
              Return (PLDP)
            }
          }

        } // End of PR01
      } // End of HUBN