summaryrefslogtreecommitdiff
path: root/ReferenceCode/Chipset/LynxPoint/LynxPoint.cif
blob: 1722234a8d847314bc22fd79b98da38ce5515784 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
<component>
	name = "Intel Pch SB Refcode"
	category = ModulePart
	LocalRoot = "ReferenceCode\Chipset\LynxPoint"
	RefName = "Intel Pch SB Refcode"
[files]
"Pch.sdl"	
[parts]
"PchAcpiTables"
"ActiveBios"
"IntelPchInclude"
"IoTrap"
"IntelLegacyInterrupt"
"PchLib"
"PchInitDxe"
"PchInitPeim"
"PchSmiDispatcher"
"PchPcieSmm"
"IntelPchPpiLib"
"IntelPchProtocolLib"
"PchReset"
"PchResetPeim"
"PchResetCommonLib"
"PchSampleCode"
"SataController"
"PchSerialGpio"
"SmartTimer"
"PchSmbusCommonLib"
"PchSmbusDxe"
"PchSmbusArpDisabled"
"PeiSmmControl"
"SmmControl"
"PchSpiCommonLib"
"PchSpiPeim"
"PchSpiSmm"
"PchSpiRuntime"
"PchSmbusSmm"
"PchSmbusArpEnabled"
"PchUsbCommonLib"
"PchUsb"
"Wdt"
"PchGuidLib"
"PchLateInitSmm"
"PchS3Support"
"PchS3Peim"
"S3SupportSmm"
<endComponent>