1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
|
/** @file
Initializes PCH LAN Device
@copyright
Copyright (c) 1999 - 2012 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement
**/
#include "PchInit.h"
/**
Enable GbE Controller
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
EnableGbEController (
DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
UINT32 RootComplexBar
)
{
///
/// PCH BIOS Spec Rev 0.5.0, section 10.2.1
/// Done in PchInitPeimm.c PchGbeMandatedReset()
///
return EFI_SUCCESS;
}
/**
Disable GbE Controller
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
DisableGbEController (
DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
UINT32 RootComplexBar
)
{
///
/// PCH BIOS Spec Rev 0.5.0, section 10.2.2
/// Done in PchInitPeimm.c PchGbeMandatedReset()
///
return EFI_SUCCESS;
}
/**
Initialize LAN device. Reference: PCH BIOS Spec Rev 0.5.0,
10.2 Enabling / Disabling the Internal GbE Controller
** NOTE:
- The platform reset mandated by GbE enabling / disabling is handled
in PchInit PEIM. Platform PEI code is responsible for calling PCH Init PPI
- BUC register setting is also done in the PCH Init PPI
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar address of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureLan (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
)
{
UINT32 RegData32;
UINTN PciD25F0RegBase;
PCH_SERIES PchSeries;
DEBUG ((EFI_D_INFO, "ConfigureLan() Start\n"));
PchSeries = GetPchSeries();
///
/// If SPI is used and in Descriptor mode, the PCIE Port X need to be disabled to use GbE
/// if not, the GbE should be disabled
///
if (PchIsSpiDescriptorMode (RootComplexBar)) {
DEBUG ((EFI_D_INFO, "LAN can be enabled or disabled as SPI is in Descriptor Mode.\n"));
if (PchPlatformPolicy->DeviceEnabling->Lan == PCH_DEVICE_DISABLE) {
///
/// Disable LAN
///
DisableGbEController (PchPlatformPolicy, RootComplexBar);
} else {
///
/// Enable LAN
///
EnableGbEController (PchPlatformPolicy, RootComplexBar);
///
/// PCH BIOS Spec Rev 0.5.6 Section 10.7.1 LTR Programming
/// The maximum snoop/non-snoop platform latency values to 00000846h
/// in the GbE controller's PCI LTR capability register at D25:F0:Reg 0A8h
///
if (PchPlatformPolicy->PwrOptConfig->PchPwrOptGbe == PCH_DEVICE_ENABLE) {
PciD25F0RegBase = MmPciAddress (
0,
PCI_BUS_NUMBER_PCH_LAN,
PCI_DEVICE_NUMBER_PCH_LAN,
PCI_FUNCTION_NUMBER_PCH_LAN,
0
);
RegData32 = 0x00000000;
if (PchSeries == PchH) {
RegData32 = 0x00000846;
}
if (PchSeries == PchLp) {
RegData32 = 0x00001003;
}
MmioWrite32 (PciD25F0RegBase + R_PCH_LAN_LTR_CAP, RegData32);
SCRIPT_MEM_WRITE (
EFI_ACPI_S3_RESUME_SCRIPT_TABLE,
EfiBootScriptWidthUint32,
(UINTN) (PciD25F0RegBase + R_PCH_LAN_LTR_CAP),
1,
(VOID *) (UINTN) (PciD25F0RegBase + R_PCH_LAN_LTR_CAP)
);
}
}
} else {
///
/// Non Descriptor mode: Disable LAN
///
DEBUG ((EFI_D_ERROR, "LAN is disabled as SPI not in Descriptor Mode.\n"));
///
/// Disable LAN
///
DisableGbEController (PchPlatformPolicy, RootComplexBar);
}
DEBUG ((EFI_D_INFO, "ConfigureLan() End\n"));
return EFI_SUCCESS;
}
|
