1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
|
/** @file
This file is part of the IGD OpRegion Implementation. The IGD OpRegion is
an interface between system BIOS, ASL code, and Graphics drivers.
Supporting Specifiction: IGD OpRegion/Software SCI SPEC
Note: Data structures defined in this protocol are packed not naturally
aligned.
GUID forms:
{CDC5DDDF-E79D-41ec-A9B0-6565490DB9D3}
(0xcdc5dddf, 0xe79d, 0x41ec, 0xa9, 0xb0, 0x65, 0x65, 0x49, 0xd, 0xb9, 0xd3);
Acronyms:
NVS: ACPI Non Volatile Storage
OpRegion: ACPI Operational Region
VBT: Video BIOS Table (OEM customizable data)
@copyright
Copyright (c) 1999 - 2013 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement
**/
#ifndef _IGD_OPREGION_PROTOCOL_H_
#define _IGD_OPREGION_PROTOCOL_H_
///
/// Include files
///
#include "Tiano.h"
///
/// IGD OpRegion protocol GUID
///
#define IGD_OPREGION_PROTOCOL_GUID \
{ \
0xcdc5dddf, 0xe79d, 0x41ec, 0xa9, 0xb0, 0x65, 0x65, 0x49, 0xd, 0xb9, 0xd3 \
}
///
/// Extern the GUID for protocol users.
///
extern EFI_GUID gIgdOpRegionProtocolGuid;
///
/// Forward reference for pure ANSI compatability
///
EFI_FORWARD_DECLARATION (IGD_OPREGION_PROTOCOL);
//
// Protocol data definitions
//
///
/// OpRegion structures:
/// Sub-structures define the different parts of the OpRegion followed by the
/// main structure representing the entire OpRegion.
///
/// Note: These structures are packed to 1 byte offsets because the exact
/// data location is requred by the supporting design specification due to
/// the fact that the data is used by ASL and Graphics driver code compiled
/// separatly.
///
///
/// OpRegion header (mailbox 0) structure and #defines.
///
#pragma pack(1)
typedef struct {
CHAR8 SIGN[0x10]; ///< 0 OpRegion signature
UINT32 SIZE; ///< 16 OpRegion size
UINT32 OVER; ///< 20 OpRegion structure version
UINT8 SVER[0x20]; ///< 24 System BIOS build version
UINT8 VVER[0x10]; ///< 56 Video BIOS build version
UINT8 GVER[0x10]; ///< 72 Graphic driver build version
UINT32 MBOX; ///< 88 Mailboxes supported
UINT32 DMOD; ///< 92 Driver Model
UINT32 PCON; ///< 96 Platform Capabilities
CHAR16 DVER[0x10]; ///< 100 GOP Version
UINT8 RHD1[0x7C]; ///< 132 Reserved
} OPREGION_HEADER;
#pragma pack()
///
/// OpRegion mailbox 1 (public ACPI Methods).
///
#pragma pack(1)
typedef struct {
UINT32 DRDY; ///< 0 Driver readiness
UINT32 CSTS; ///< 4 Status
UINT32 CEVT; ///< 8 Current event
UINT8 RM11[0x14]; ///< 12 Reserved
UINT32 DIDL; ///< 32 Supported display devices list
UINT32 DDL2; ///< 8 Devices.
UINT32 DDL3;
UINT32 DDL4;
UINT32 DDL5;
UINT32 DDL6;
UINT32 DDL7;
UINT32 DDL8;
UINT32 CPDL; ///< 64 Currently present display devices list
UINT32 CPL2; ///< 8 Devices.
UINT32 CPL3;
UINT32 CPL4;
UINT32 CPL5;
UINT32 CPL6;
UINT32 CPL7;
UINT32 CPL8;
UINT32 CADL; ///< 96 Currently active display devices list
UINT32 CAL2; ///< 8 Devices.
UINT32 CAL3;
UINT32 CAL4;
UINT32 CAL5;
UINT32 CAL6;
UINT32 CAL7;
UINT32 CAL8;
UINT32 NADL; ///< 128 Next active device list
UINT32 NDL2; ///< 8 Devices.
UINT32 NDL3;
UINT32 NDL4;
UINT32 NDL5;
UINT32 NDL6;
UINT32 NDL7;
UINT32 NDL8;
UINT32 ASLP; ///< 160 ASL sleep timeout
UINT32 TIDX; ///< 164 Toggle table index
UINT32 CHPD; ///< 168 Current hot plug enable indicator
UINT32 CLID; ///< 172 Current lid state indicator
UINT32 CDCK; ///< 176 Current docking state indicator
UINT32 SXSW; ///< 180 Display Switch notification on Sx State resume
UINT32 EVTS; ///< 184 Events supported by ASL
UINT32 CNOT; ///< 188 Current OS Notification
UINT32 NRDY; ///< 192 Reasons for DRDY = 0
UINT8 RM12[0x3C]; ///< 196 Reserved
} OPREGION_MBOX1;
#pragma pack()
///
/// OpRegion mailbox 2 (Software SCI Interface).
///
#pragma pack(1)
typedef struct {
UINT32 SCIC; ///< 0 Software SCI function number parameters
UINT32 PARM; ///< 4 Software SCI additional parameters
UINT32 DSLP; ///< 8 Driver sleep timeout
UINT8 RM21[0xF4]; ///< 12 Reserved
} OPREGION_MBOX2;
#pragma pack()
///
/// OpRegion mailbox 3 (Power Conservation).
///
#pragma pack(1)
typedef struct {
UINT32 ARDY; ///< 0 Driver readiness
UINT32 ASLC; ///< 4 ASLE interrupt command / status
UINT32 TCHE; ///< 8 Technology enabled indicator
UINT32 ALSI; ///< 12 Current ALS illuminance reading
UINT32 BCLP; ///< 16 Backlight britness to set
UINT32 PFIT; ///< 20 Panel fitting Request
UINT32 CBLV; ///< 24 Brightness Current State
UINT16 BCLM[0x14]; ///< 28 Backlight Brightness Level Duty Cycle Mapping Table
UINT32 CPFM; ///< 68 Panel Fitting Current Mode
UINT32 EPFM; ///< 72 Enabled Panel Fitting Modes
UINT8 PLUT[0x4A]; ///< 76 Panel Look Up Table
UINT32 PFMB; ///< 150 PWM Frequency and Minimum Brightness
UINT32 CCDV; ///< 154 Color Correction Default Values
UINT32 PCFT; ///< 158 Power Conservation Features
UINT32 SROT; ///< 162 Supported Rotation angle
UINT32 IUER; ///< 166 Intel Ultrabook Event Register
UINT64 FDSP; ///< 170 FFS Display Physical address
UINT32 FDSS; ///< 178 FFS Display Size
UINT8 RM32[0x4A]; ///< 182 Reserved
} OPREGION_MBOX3;
#pragma pack()
///
/// OpRegion mailbox 4 (VBT).
///
#pragma pack(1)
typedef struct {
UINT8 GVD1[0x1C00]; ///< Reserved
} OPREGION_VBT;
#pragma pack()
///
/// Entire OpRegion
///
#pragma pack(1)
typedef struct {
OPREGION_HEADER Header; ///< OpRegion header
OPREGION_MBOX1 MBox1; ///< Mailbox 1: Public ACPI Methods
OPREGION_MBOX2 MBox2; ///< Mailbox 2: Software SCI Inteface
OPREGION_MBOX3 MBox3; ///< Mailbox 3: Power Conservation
OPREGION_VBT VBT; ///< VBT: Video BIOS Table (OEM customizable data)
} IGD_OPREGION_STRUC;
#pragma pack()
///
/// Protocol data structure definition
///
struct _IGD_OPREGION_PROTOCOL {
IGD_OPREGION_STRUC *OpRegion;
};
#endif
|
