1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
|
/** @file
Header file for PciExpress Initialization Driver.
@copyright
Copyright (c) 1999 - 2013 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement
**/
#ifndef _PCIEXPRESS_INITIALIZATION_DRIVER_H_
#define _PCIEXPRESS_INITIALIZATION_DRIVER_H_
#include "EdkIIGlueDxe.h"
#include "SaAccess.h"
#include "PchAccess.h"
#include "pci23.h"
#include "EfiScriptLib.h"
#include "CpuRegs.h"
#include "CpuPlatformLib.h"
#include "cpu.h"
#include EFI_PROTOCOL_CONSUMER (ExitPmAuth)
#include EFI_PROTOCOL_DEPENDENCY (BootScriptSave)
#include EFI_PROTOCOL_CONSUMER (SaPlatformPolicy)
#include EFI_PROTOCOL_DEPENDENCY (SaGlobalNvsArea)
#define DISABLED 0
#define AUTO 1
#define ENABLED 1
#define GEN1 1
#define GEN2 2
typedef struct {
UINT8 Bus;
UINT8 Device;
UINT8 Function;
UINT8 Slot;
UINT8 Bus2;
UINT8 Device2;
UINT8 Function2;
} PEG_PORT_DEVICE;
///
/// Function prototypes
///
/**
PCI Express Dxe Initialization.
Run before PCI Bus Init, where assignment of Bus, Memory,
and I/O Resources are assigned.
@param[in] DxePlatformSaPolicy - SA DxePlatformPolicy protocol
@retval EFI_SUCCESS - Pci Express successfully started and ready to be used
@exception EFI_UNSUPPORTED - Pci Express can't be initialized
**/
EFI_STATUS
PciExpressInit (
IN DXE_PLATFORM_SA_POLICY_PROTOCOL *DxePlatformSaPolicy
)
;
/**
Find the Offset to a given Capabilities ID
@param[in] Bus - Pci Bus Number
@param[in] Device - Pci Device Number
@param[in] Function - Pci Function Number
@param[in] CapId - CAPID to search fo
@retval 0 - CAPID not found
@retval Other - CAPID found, Offset of desired CAPID
**/
UINT32
PcieFindCapId (
IN UINT8 Bus,
IN UINT8 Device,
IN UINT8 Function,
IN UINT8 CapId
)
;
/**
Search and return the offset of desired Pci Express Capability ID
@param[in] Bus - Pci Bus Number
@param[in] Device - Pci Device Number
@param[in] Function - Pci Function Number
@param[in] CapId - Extended CAPID to search for
@retval 0 - CAPID not found
@retval Other - CAPID found, Offset of desired CAPID
**/
UINT32
PcieFindExtendedCapId (
IN UINT8 Bus,
IN UINT8 Device,
IN UINT8 Function,
IN UINT16 CapId
)
;
/**
This function enables the CLKREQ# PM on all the end point functions
@param[in] Bus - Pci Bus Number
@param[in] Device - Pci Device Number
**/
VOID
PcieSetClkreq (
IN UINT8 Bus,
IN UINT8 Device
)
;
/**
Perform Egress Port 0 Initialization.
@param[in] EgressPortBar - EPBAR Address
**/
EFI_STATUS
Cid1EgressPort0Init (
IN UINT64 EgressPortBar
)
;
#ifdef PEG_FLAG
/**
Conditionally perform PEG Port Initialization.
bugbug: organize this code in a way that can utilize the
PchS3ItemTypeInitPcieRootPortDownstream EFI_PCH_S3_DISPATCH_ITEM_TYPE
@param[in] DxePlatformSaPolicy - SA DxePlatformPolicy protocol
**/
EFI_STATUS
Cid1PegPortInit (
IN DXE_PLATFORM_SA_POLICY_PROTOCOL *DxePlatformSaPolicy
)
;
#endif // PEG_FLAG
/**
DMI Port Initialization for both CID1 (Port 1 in MCH) and CID2 (Port 0 in ICH).
@param[in] DmiBar - DMIBAR Address
@param[in] DxePlatformSaPolicy - SA DxePlatformPolicy protocol
**/
EFI_STATUS
Cid1Cid2DmiPortInit (
IN UINT64 DmiBar,
IN DXE_PLATFORM_SA_POLICY_PROTOCOL *DxePlatformSaPolicy
)
;
/**
Perform Root Complex Topology Initialization for CID1.
@param[in] EgressPortBar - EPBAR Address
@param[in] DmiBar - DMIBAR Address
@param[in] PchRootComplexBar - ICH RCBA Address
**/
EFI_STATUS
Cid1TopologyInit (
IN UINT64 EgressPortBar,
IN UINT64 DmiBar,
IN UINT32 PchRootComplexBar
)
;
/**
Perform Root Complex Topology Initialization for CID2.
@param[in] DmiBar - DMIBAR Address
@param[in] PchRootComplexBar - ICH RCBA Address
**/
EFI_STATUS
Cid2TopologyInit (
IN UINT32 PchRootComplexBar,
IN UINT64 DmiBar
)
;
/**
Additional PEG Programming Steps as in SA BIOS spec
@param[in] Bus - Bus Number of PEG device
@param[in] pegDev - Dev Number of PEG device
@param[in] pegFn - Func Number of PEG device
@param[in] DxePlatformSaPolicy - SA DxePlatformPolicy protocol
**/
VOID
AdditionalPEGProgramStepsBeforeASPM (
IN UINT8 Bus,
IN UINT8 pegDev,
IN UINT8 pegFn,
IN DXE_PLATFORM_SA_POLICY_PROTOCOL *DxePlatformSaPolicy
)
;
/**
Additional DMI Programming Steps as in SA BIOS spec
@param[in] DmiBar - DMIBAR Address
@param[in] DxePlatformSaPolicy - SA DxePlatformPolicy protocol
**/
VOID
AdditionalDMIProgramStepsBeforeASPM (
IN UINT64 DmiBar,
IN DXE_PLATFORM_SA_POLICY_PROTOCOL *DxePlatformSaPolicy
)
;
#endif
|
