1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
|
/** @file
Definition of the CPU PM global NVS area protocol. This protocol
publishes the address and format of a global ACPI NVS buffer used as a communications
buffer between SMM/DXE/PEI code and ASL code.
@todo The format is derived from the ACPI reference code, version 0.95.
Note: Data structures defined in this protocol are not naturally aligned.
@copyright
Copyright (c) 2011 - 2012 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains a 'Sample Driver' and is licensed as such
under the terms of your license agreement with Intel or your
vendor. This file may be modified by the user, subject to
the additional terms of the license agreement
**/
#ifndef _PPM_GLOBAL_NVS_AREA_H_
#define _PPM_GLOBAL_NVS_AREA_H_
///
/// Forward reference for pure ANSI compatability
///
EFI_FORWARD_DECLARATION (PPM_GLOBAL_NVS_AREA_PROTOCOL);
///
/// Processor PM Global NVS Area Protocol GUID - {6C50CDCB-7F46-4dcc-8DDD-D9F0A3C61128}
///
#define EFI_PPM_GLOBAL_NVS_AREA_PROTOCOL_GUID \
{ \
0x6c50cdcb, 0x7f46, 0x4dcc, 0x8d, 0xdd, 0xd9, 0xf0, 0xa3, 0xc6, 0x11, 0x28 \
}
///
/// Extern the GUID for protocol users.
///
extern EFI_GUID gPpmGlobalNvsAreaProtocolGuid;
//
// Processor Power Management GlobalNvs Revisions
//
#define PPM_GLOBAL_NVS_AREA_REVISION_1 1 ///< Initial Version
#pragma pack(1)
typedef struct {
UINT16 CtdpPowerLimit1; ///< CTDP Power Limit1
UINT16 CtdpPowerLimit2; ///< CTDP Power Limit2
UINT8 CtdpPowerLimitWindow; ///< CTDP Power Limit Time Window
UINT8 CtdpCtc; ///< CTDP CTC
UINT8 CtdpTar; ///< CTDP TAR
UINT8 CtdpPpc; ///< CTDP PPC
} PPM_CTDP_LEVEL_SETTINGS;
///
/// Global NVS Area definition
///
typedef struct {
UINT8 Revision; ///< (0) PPM GlobalNvs Revision
UINT32 PpmFlags; ///< (1-4) PPM Flags
UINT8 Reserved; ///< (5) Reserved
//
// Thermal Configuration Values
//
UINT8 AutoCriticalTripPoint; ///< (6) Auto Critical Trip Point
UINT8 AutoPassiveTripPoint; ///< (7) Auto Passive Trip Point
UINT8 AutoActiveTripPoint; ///< (8) Auto Active Trip Point
UINT32 Cpuid; ///< (9) CPUID
//
// ConfigTDP Values
//
UINT8 ConfigurablePpc; ///< (13) Boot Mode vlues for _PPC
//
// ConfigTDP Level settngs
//
UINT8 CustomConfigTdp; ///< (14) ConfigTdp Enabled/Disabled
UINT8 CtdpLevelsSupported; ///< (15) ConfigTdp Number Of Levels
UINT8 ConfigTdpBootModeIndex; ///< (16) CTDP Boot Mode Index
///
/// (17) CTDP Level 0 Power Limit1
/// (19) CTDP Level 0 Power Limit2
/// (21) CTDP Level 0 Power Limit1 Time Window
/// (22) CTDP Level 0 CTC
/// (23) CTDP Level 0 TAR
/// (24) CTDP Level 0 PPC
/// (25) CTDP Level 1 Power Limit1
/// (27) CTDP Level 1 Power Limit2
/// (29) CTDP Level 1 Power Limit1 Time Window
/// (30) CTDP Level 1 CTC
/// (31) CTDP Level 1 TAR
/// (32) CTDP Level 1 PPC
/// (33) CTDP Level 2 Power Limit1
/// (35) CTDP Level 2 Power Limit2
/// (37) CTDP Level 2 Power Limit1 Time Window
/// (38) CTDP Level 2 CTC
/// (39) CTDP Level 2 TAR
/// (40) CTDP Level 2 PPC
///
PPM_CTDP_LEVEL_SETTINGS CtdpLevelSettings[3];
//
// Mwait Hints and Latency values for C3/C6/C7/C7S
//
UINT8 C3MwaitValue; ///< (41) Mwait Hint value for C3
UINT8 C6MwaitValue; ///< (42) Mwait Hint value for C6
UINT8 C7MwaitValue; ///< (43) Mwait Hint value for C6
UINT8 CDMwaitValue; ///< (44) Mwait Hint value for C7/C8/C9/C10
UINT16 C3Latency; ///< (45-46) Latency value for C3
UINT16 C6Latency; ///< (47-48) Latency Value for C6
UINT16 C7Latency; ///< (49-50) Latency Value for C6
UINT16 CDLatency; ///< (51-52) Latency Value for C7/C8/C9/C10
UINT16 CDIOLevel; ///< (53-54) IO Level Value for C7/C8/C9/C10
UINT16 CDPowerValue; ///< (55-56) Power Value for C7/C8/C9/C10
UINT8 MiscPowerManagementFlags; ///< (57) MiscPowerManagementFlags
} PPM_GLOBAL_NVS_AREA;
#pragma pack()
///
/// PPM Global NVS Area Protocol
///
struct _PPM_GLOBAL_NVS_AREA_PROTOCOL {
PPM_GLOBAL_NVS_AREA *Area;
};
#endif
|
