summaryrefslogtreecommitdiff
path: root/ReferenceCode/Haswell/SampleCode/SecCore/CpuRcSec.cif
blob: 0bc0424a247304251cc13fe217bea2a31ea3bf91 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
<component>
	name = "CpuRcSec"
	category = ModulePart
	LocalRoot = "ReferenceCode\Haswell\SampleCode\SecCore"
	RefName = "CpuRcSec"
[files]
"CpuRcSec.mak"
"CpuRcSec.sdl"
"Sec\Ia32\Chipset.inc"
"Sec\Ia32\CpuRcSec.asm"
"Sec\Ia32\CrcSecPpi.c"
"Sec\Ia32\Flat32.asm"
"Sec\Ia32\Ia32.inc"
"Sec\Ia32\SecFlat32.inc"
"Sec\Ia32\Platform.inc"
"Sec\Ia32\ResetVec.asm"
"Sec\Ia32\ResetVec.raw"
"Sec\Ia32\SecCore.inc"
"Sec\Ia32\SecStartup.c"
<endComponent>