1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
/** @file
Me Chipset Lib implementation.
@copyright
Copyright (c) 2004 - 2012 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement
**/
#if !defined(EDK_RELEASE_VERSION) || (EDK_RELEASE_VERSION < 0x00020000)
#include "EdkIIGlueBase.h"
#include "MeAccess.h"
#include "PchPlatformLib.h"
#endif
/**
Enable/Disable Me devices
@param[in] WhichDevice Select of Me device
@param[in] DeviceFuncCtrl Function control
@retval None
**/
VOID
MeDeviceControl (
IN ME_DEVICE WhichDevice,
IN ME_DEVICE_FUNC_CTRL DeviceFuncCtrl
)
{
switch (WhichDevice) {
case HECI1:
case HECI2:
case IDER:
case SOL:
if (DeviceFuncCtrl) {
Mmio16And (PCH_RCRB_BASE, R_PCH_RCRB_FD2, ~(BIT0 << WhichDevice));
} else {
Mmio16Or (PCH_RCRB_BASE, R_PCH_RCRB_FD2, BIT0 << WhichDevice);
}
Mmio16 (PCH_RCRB_BASE, R_PCH_RCRB_FD2);
break;
case USBR1:
if (DeviceFuncCtrl) {
MmioOr16 (
MmPciAddress (0,
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_USB,
PCI_FUNCTION_NUMBER_PCH_EHCI,
0x7A),
(UINT16) (0x100)
);
} else {
MmioAnd16 (
MmPciAddress (0,
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_USB,
PCI_FUNCTION_NUMBER_PCH_EHCI,
0x7A),
(UINT16) (~0x100)
);
}
break;
case USBR2:
if (GetPchSeries() == PchH) {
if (DeviceFuncCtrl) {
MmioOr16 (
MmPciAddress (0,
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_USB_EXT,
PCI_FUNCTION_NUMBER_PCH_EHCI2,
0x7A),
(UINT16) (0x100)
);
} else {
MmioAnd16 (
MmPciAddress (0,
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_USB_EXT,
PCI_FUNCTION_NUMBER_PCH_EHCI2,
0x7A),
(UINT16) (~0x100)
);
}
}
break;
///
/// Function Disable SUS well lockdown
///
case FDSWL:
if (DeviceFuncCtrl) {
Mmio16Or (PCH_RCRB_BASE, R_PCH_RCRB_FDSW, (UINT16) B_PCH_RCRB_FDSW_FDSWL);
} else {
Mmio16And (PCH_RCRB_BASE, R_PCH_RCRB_FDSW, (UINT16)~(B_PCH_RCRB_FDSW_FDSWL));
}
Mmio16 (PCH_RCRB_BASE, R_PCH_RCRB_FDSW);
break;
}
}
|
