1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
|
/** @file
Macros to simplify and abstract the interface to PCI configuration.
@copyright
Copyright (c) 2010 - 2012 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement
**/
#ifndef _ME_ACCESS_H_
#define _ME_ACCESS_H_
#include "MeChipset.h"
#include "PchAccess.h"
///
/// HECI PCI Access Macro
///
#define HeciPciRead32(Register) PciRead32 (PCI_LIB_ADDRESS (ME_BUS, ME_DEVICE_NUMBER, HECI_FUNCTION_NUMBER, Register))
#define HeciPciWrite32(Register, Data) \
PciWrite32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT32) Data \
)
#define HeciPciOr32(Register, Data) \
PciOr32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT32) Data \
)
#define HeciPciAnd32(Register, Data) \
PciAnd32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT32) Data \
)
#define HeciPciAndThenOr32(Register, AndData, OrData) \
PciAndThenOr32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT32) AndData, \
(UINT32) OrData \
)
#define HeciPciRead16(Register) PciRead16 (PCI_LIB_ADDRESS (ME_BUS, ME_DEVICE_NUMBER, HECI_FUNCTION_NUMBER, Register))
#define HeciPciWrite16(Register, Data) \
PciWrite16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT16) Data \
)
#define HeciPciOr16(Register, Data) \
PciOr16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT16) Data \
)
#define HeciPciAnd16(Register, Data) \
PciAnd16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT16) Data \
)
#define HeciPciAndThenOr16(Register, AndData, OrData) \
PciAndThenOr16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT16) AndData, \
(UINT16) OrData \
)
#define HeciPciRead8(Register) PciRead8 (PCI_LIB_ADDRESS (ME_BUS, ME_DEVICE_NUMBER, HECI_FUNCTION_NUMBER, Register))
#define HeciPciWrite8(Register, Data) \
PciWrite8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT8) Data \
)
#define HeciPciOr8(Register, Data) \
PciOr8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT8) Data \
)
#define HeciPciAnd8(Register, Data) \
PciAnd8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT8) Data \
)
#define HeciPciAndThenOr8(Register, AndData, OrData) \
PciAndThenOr8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI_FUNCTION_NUMBER, \
Register), \
(UINT8) AndData, \
(UINT8) OrData \
)
///
/// HECI2 PCI Access Macro
///
#define Heci2PciRead32(Register) PciRead32 (PCI_LIB_ADDRESS (ME_BUS, ME_DEVICE_NUMBER, HECI2_FUNCTION_NUMBER, Register))
#define Heci2PciWrite32(Register, Data) \
PciWrite32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT32) Data \
)
#define Heci2PciOr32(Register, Data) \
PciOr32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT32) Data \
)
#define Heci2PciAnd32(Register, Data) \
PciAnd32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT32) Data \
)
#define Heci2PciAndThenOr32(Register, AndData, OrData) \
PciAndThenOr32 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT32) AndData, \
(UINT32) OrData \
)
#define Heci2PciRead16(Register) PciRead16 (PCI_LIB_ADDRESS (ME_BUS, ME_DEVICE_NUMBER, HECI2_FUNCTION_NUMBER, Register))
#define Heci2PciWrite16(Register, Data) \
PciWrite16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT16) Data \
)
#define Heci2PciOr16(Register, Data) \
PciOr16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT16) Data \
)
#define Heci2PciAnd16(Register, Data) \
PciAnd16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT16) Data \
)
#define Heci2PciAndThenOr16(Register, AndData, OrData) \
PciAndThenOr16 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT16) AndData, \
(UINT16) OrData \
)
#define Heci2PciRead8(Register) PciRead8 (PCI_LIB_ADDRESS (ME_BUS, ME_DEVICE_NUMBER, HECI2_FUNCTION_NUMBER, Register))
#define Heci2PciWrite8(Register, Data) \
PciWrite8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT8) Data \
)
#define Heci2PciOr8(Register, Data) \
PciOr8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT8) Data \
)
#define Heci2PciAnd8(Register, Data) \
PciAnd8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT8) Data \
)
#define Heci2PciAndThenOr8(Register, AndData, OrData) \
PciAndThenOr8 ( \
PCI_LIB_ADDRESS (ME_BUS, \
ME_DEVICE_NUMBER, \
HECI2_FUNCTION_NUMBER, \
Register), \
(UINT8) AndData, \
(UINT8) OrData \
)
#ifndef MmPciAddress
#define MmPciAddress(Segment, Bus, Device, Function, Register) \
( \
(UINTN) (PciRead32 (PCI_LIB_ADDRESS (0,0,0,0x60)) & 0xFC000000) + \
(UINTN) (Bus << 20) + (UINTN) (Device << 15) + (UINTN) \
(Function << 12) + (UINTN) (Register) \
)
#endif
///
/// ME Macro Setting
///
#define McD0PciCfg64(Register) MmPci64 (0, SA_MC_BUS, 0, 0, Register)
#define McD0PciCfg32And(Register, AndData) PciAnd32 (PCI_LIB_ADDRESS (SA_MC_BUS, 0, 0, Register), (UINT32) AndData)
#define McD0PciCfg16And(Register, AndData) PciAnd16 (PCI_LIB_ADDRESS (SA_MC_BUS, 0, 0, Register), (UINT16) AndData)
///
/// MMIO access macros
///
#define MmioAddress(BaseAddr, Register) ((UINTN) BaseAddr + (UINTN) (Register))
///
/// 16 bit MMIO access
///
#define Mmio16Ptr(BaseAddr, Register) ((volatile UINT16 *) MmioAddress (BaseAddr, Register))
#define Mmio16(BaseAddr, Register) *Mmio16Ptr (BaseAddr, Register)
#define Mmio16Or(BaseAddr, Register, OrData) \
Mmio16 (BaseAddr, Register) = (UINT16) \
(Mmio16 (BaseAddr, Register) | (UINT16) (OrData))
#define Mmio16And(BaseAddr, Register, AndData) \
Mmio16 (BaseAddr, Register) = (UINT16) \
(Mmio16 (BaseAddr, Register) & (UINT16) (AndData))
#define Mmio16AndThenOr(BaseAddr, Register, AndData, OrData) \
Mmio16 (BaseAddr, Register) = (UINT16) \
((Mmio16 (BaseAddr, Register) & (UINT16) (AndData)) | (UINT16) (OrData))
///
/// 32 bit MMIO access
///
#define Mmio32Ptr(BaseAddr, Register) ((volatile UINT32 *) MmioAddress (BaseAddr, Register))
#define Mmio32(BaseAddr, Register) *Mmio32Ptr (BaseAddr, Register)
#define Mmio32Or(BaseAddr, Register, OrData) \
Mmio32 (BaseAddr, Register) = (UINT32) \
(Mmio32 (BaseAddr, Register) | (UINT32) (OrData))
#define Mmio32And(BaseAddr, Register, AndData) \
Mmio32 (BaseAddr, Register) = (UINT32) \
(Mmio32 (BaseAddr, Register) & (UINT32) (AndData))
#define Mmio32AndThenOr(BaseAddr, Register, AndData, OrData) \
Mmio32 (BaseAddr, Register) = (UINT32) \
((Mmio32 (BaseAddr, Register) & (UINT32) (AndData)) | (UINT32) (OrData))
///
/// Memory Controller PCI access macros
///
#define MCH_REGION_BASE (McD0PciCfg64 (MC_MCHBAR_OFFSET) &~BIT0)
#define McMmioAddress(Register) ((UINTN) MCH_REGION_BASE + (UINTN) (Register))
#define McMmio8Ptr(Register) ((volatile UINT8 *) McMmioAddress (Register))
#define McMmio8(Register) *McMmio8Ptr (Register)
#define McMmio8Or(Register, OrData) (McMmio8 (Register) |= (UINT8) (OrData))
#define McMmio8And(Register, AndData) (McMmio8 (Register) &= (UINT8) (AndData))
#define McMmio8AndThenOr(Register, AndData, OrData) \
(McMmio8 (Register) = (McMmio8 (Register) & (UINT8) (AndData)) | (UINT8) (OrData))
#endif
|
