summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2018-05-19 21:17:53 +0800
committerIru Cai <mytbk920423@gmail.com>2018-05-19 21:17:53 +0800
commit72660ae82db892cbb6ffbe6ae3eb24a601f1b9a5 (patch)
treeb80baf85c8310436fc56232e9449182eb36af736
parent42839a2200d8a242bfc9b9de693dd41b96f61274 (diff)
downloadcoreboot-talk-72660ae82db892cbb6ffbe6ae3eb24a601f1b9a5.tar.xz
some more links, and fixes
-rw-r--r--coreboot-talk.tex14
1 files changed, 11 insertions, 3 deletions
diff --git a/coreboot-talk.tex b/coreboot-talk.tex
index 9aef87a..682b382 100644
--- a/coreboot-talk.tex
+++ b/coreboot-talk.tex
@@ -225,7 +225,7 @@
\end{itemize}
\end{frame}
-\begin{frame}[fragile]
+\begin{frame}[fragile]{Fun stuff, and more}
\begin{itemize}
\item Fun stuff: \url{https://www.coreboot.org/Fun_Stuff}
\item BIOS malware: \url{https://news.ycombinator.com/item?id=10039870}
@@ -671,6 +671,9 @@ flashrom -p <prog> --layout layout.txt \
this board.
\item Now it uses the ASPM blacklist driver.
\end{itemize}
+
+ The port of B75 Pro3-M was merged on Aug,
+ 2017. (\url{https://review.coreboot.org/20227/})
\end{frame}
\subsection{Sandy/Ivy Bridge HP Elitebooks}
@@ -678,7 +681,7 @@ flashrom -p <prog> --layout layout.txt \
\begin{frame}{HP Elitebook 2760p}
I ported coreboot to HP Elitebooks and succeeded last year. In this
talk, I'll talk about how I ported coreboot to HP Elitebook 2760p
- (\url{https://review.coreboot.org/c/18241/}):
+ (\url{https://review.coreboot.org/18241/}):
\begin{itemize}
\item The flash chip is \textbf{socketed}, and is very easy to swap!
\item Sandy Bridge platform, use autoport to generate the code
@@ -725,7 +728,7 @@ flashrom -p <prog> --layout layout.txt \
\end{frame}
\begin{frame}[fragile]{Editing binary file using radare2}
- I use radare 2 to edit binary file. Running \vcmd|r2 -n -w bios.rom|
+ I use radare2 to edit binary file. Running \vcmd|r2 -n -w bios.rom|
to open a binary file for editing. Remember to make a copy of the
file for backup.
@@ -923,6 +926,11 @@ firmware. It's usually configured in bootblock or PEI phase.
\end{itemize}
\end{frame}
+\begin{frame}{Still work in progress}
+ You can see the code on gerrit:
+ \url{https://review.coreboot.org/22693/}
+\end{frame}
+
\section{References}
\begin{frame}{References}
\begin{itemize}