summaryrefslogtreecommitdiff
path: root/src/cpu/intel/socket_mFCBGA479
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-07-03 12:11:05 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-07-05 11:33:23 +0200
commitc06af9eb8b662f23a7f93ff781f7a5b5edefbb9c (patch)
treee9a88ecfa968ae72cce5e0e91137cf796f0d91df /src/cpu/intel/socket_mFCBGA479
parent8aeab56b102be493b7a592d45bb3646f8230e7be (diff)
downloadcoreboot-c06af9eb8b662f23a7f93ff781f7a5b5edefbb9c.tar.xz
Drop redundant select CACHE_AS_RAM
The few remaining boards without CAR override this with select ROMCC. Change-Id: Ifd5223e67f6a2dadb47846bdaab40b1be763cf69 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/6172 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/cpu/intel/socket_mFCBGA479')
-rw-r--r--src/cpu/intel/socket_mFCBGA479/Kconfig1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/cpu/intel/socket_mFCBGA479/Kconfig b/src/cpu/intel/socket_mFCBGA479/Kconfig
index d2ceabee34..5576623be0 100644
--- a/src/cpu/intel/socket_mFCBGA479/Kconfig
+++ b/src/cpu/intel/socket_mFCBGA479/Kconfig
@@ -3,4 +3,3 @@ config CPU_INTEL_SOCKET_MFCBGA479
select CPU_INTEL_MODEL_6BX
select MMX
select SSE
- select CACHE_AS_RAM