index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
socket_mFCBGA479
Age
Commit message (
Expand
)
Author
2018-01-15
Intel i82830 boards & chips: Remove - using LATE_CBMEM_INIT
Martin Roth
2016-11-08
intel post-car: Split legacy sockets
Kyösti Mälkki
2016-06-21
intel/car/cache_as_ram.inc: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2015-09-04
x86: remove cpu_incs as romstage Make variable
Aaron Durbin
2015-05-04
cpu: get rid of socket source code
Stefan Reinauer
2014-12-30
intel CAR: Fix DCACHE_RAM_BASE for old sockets
Kyösti Mälkki
2014-07-05
Drop redundant select CACHE_AS_RAM
Kyösti Mälkki
2012-10-07
Remove chip.h files without config structure
Kyösti Mälkki
2012-08-22
Auto-declare chip_operations
Kyösti Mälkki
2010-12-08
Move "select CACHE_AS_RAM" lines from boards into CPU socket.
Uwe Hermann
2010-09-30
Rename build system variables to be more intuitive, and
Patrick Georgi
2010-04-14
move cpu/x86/car to cpu/intel/car as previously discussed on the mailing list.
Stefan Reinauer
2010-04-12
Move the CPU specific includes from
Patrick Georgi
2010-04-09
1. This patch adds CAR for Intel P6 series processors.
Joseph Smith