summaryrefslogtreecommitdiff
path: root/src/mainboard/google/jecht/devicetree.cb
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2016-12-17 17:13:23 -0600
committerMartin Roth <martinroth@google.com>2016-12-22 18:37:35 +0100
commit0148fcb4e1d1c4e43cd21e7b28a65afd762daa6d (patch)
tree2d89da8657235d12119187671564b294ed07b83b /src/mainboard/google/jecht/devicetree.cb
parent6390e525fcbad63fbf4c0043ae248b24b9a9d0c6 (diff)
downloadcoreboot-0148fcb4e1d1c4e43cd21e7b28a65afd762daa6d.tar.xz
Combine Broadwell Chromeboxes using variant board scheme
Combine existing boards google/guado, rikku, and tidus using their common reference board google/jecht as a base. Additional changes besides simple consolidation include: - simplify power LED functions - simplify HDA verb definitions using azelia macros - use common SoC functions to generate FADT table - correct FADT table header version - remove unused haswell_pci_irqs.asl - remove unused header includes (various) - set sane default fan speed (0x4d) for all variants Variant setup modeled after google/beltino Change-Id: I77a2dffe9601734916a33fd04ead98016ad0bc4b Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/17913 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/google/jecht/devicetree.cb')
-rw-r--r--src/mainboard/google/jecht/devicetree.cb9
1 files changed, 6 insertions, 3 deletions
diff --git a/src/mainboard/google/jecht/devicetree.cb b/src/mainboard/google/jecht/devicetree.cb
index 4d16ed694f..8a2129f4eb 100644
--- a/src/mainboard/google/jecht/devicetree.cb
+++ b/src/mainboard/google/jecht/devicetree.cb
@@ -9,9 +9,6 @@ chip soc/intel/broadwell
# Enable HDMI Hotplug with 6ms pulse
register "gpu_dp_b_hotplug" = "0x06"
-
-
-
register "pirqa_routing" = "0x8b"
register "pirqb_routing" = "0x8a"
register "pirqc_routing" = "0x8b"
@@ -84,8 +81,14 @@ chip soc/intel/broadwell
register "skip_keyboard" = "1"
# Enable PECI on TMPIN3
register "peci_tmpin" = "3"
+ # Disable use of TMPIN1
+ register "tmpin1_mode" = "0"
+ # Enable Thermal Diode on TMPIN2
+ register "tmpin2_mode" = "1"
# Enable FAN2
register "fan2_enable" = "1"
+ # Default FAN2 speed
+ register "fan2_speed" = "0x4d"
device pnp 2e.0 off end # FDC
device pnp 2e.1 on # Serial Port 1