summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/mrc_misc.h
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2020-04-05 00:38:57 +0800
committerIru Cai <mytbk920423@gmail.com>2020-04-05 00:40:56 +0800
commit9c2367e0020bca3f8ad96ee2d6585a3a07ee731d (patch)
tree3c25cab5dab54164738378ef8fc4a61f66dd4e88 /src/northbridge/intel/haswell/mrc_misc.h
parentad1a8b5aca9ca1be677b7e5935e8d9d0a78df3a1 (diff)
downloadcoreboot-haswell-mrc.tar.xz
rename more functionshaswell-mrc
Diffstat (limited to 'src/northbridge/intel/haswell/mrc_misc.h')
-rw-r--r--src/northbridge/intel/haswell/mrc_misc.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/northbridge/intel/haswell/mrc_misc.h b/src/northbridge/intel/haswell/mrc_misc.h
index 37ca1ec67d..85a9e89bb2 100644
--- a/src/northbridge/intel/haswell/mrc_misc.h
+++ b/src/northbridge/intel/haswell/mrc_misc.h
@@ -54,8 +54,8 @@ DECL_CB1(fcn_fffb7acc);
DECL_CB1(fcn_fffb7866);
int MrcSpdProcessing(void *ramdata);
-int fcn_fffa7a1c(void *ramdata);
-int fcn_fffc7720(void *ramdata);
+int MrcMcCapability(void *ramdata);
+int MrcSetMemoryMap(void *ramdata);
int MRCABI wait_5030(void *ramdata);
int MRCABI wait_5084(void *ramdata);
int fcn_fffa7e78(void *ramdata);