diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2016-12-30 21:07:18 +0100 |
---|---|---|
committer | Nico Huber <nico.h@gmx.de> | 2017-02-17 23:44:36 +0100 |
commit | ef7e98a2ac3449bc6a8d0cc73d7b54d41bc8bfa8 (patch) | |
tree | b4cd512e42e895f6ad1a2173f127af9d2df479cd /src/northbridge/intel/x4x/Makefile.inc | |
parent | 97e13d84c30c308c3b2bc629b38e6bcc9565dc3a (diff) | |
download | coreboot-ef7e98a2ac3449bc6a8d0cc73d7b54d41bc8bfa8.tar.xz |
nb/intel/x4x: Implement resume from S3 suspend
It rewrites the results of receive enable stored in the upper nvram
region, to avoid running receive enable again.
Some debug info is also printed about the self-refresh registers.
(Not enforcing a reset here, since 0 does not necessarily mean it's
not in self-refresh).
Change-Id: Ib54bc5c7b0fed6d975ffc31f037b5179d9e5600b
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/17998
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/northbridge/intel/x4x/Makefile.inc')
-rw-r--r-- | src/northbridge/intel/x4x/Makefile.inc | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/northbridge/intel/x4x/Makefile.inc b/src/northbridge/intel/x4x/Makefile.inc index 3520944ea2..34d9b0fdd7 100644 --- a/src/northbridge/intel/x4x/Makefile.inc +++ b/src/northbridge/intel/x4x/Makefile.inc @@ -20,7 +20,6 @@ romstage-y += early_init.c romstage-y += raminit.c romstage-y += raminit_ddr2.c romstage-y += ram_calc.c -romstage-y += pcie.c ramstage-y += acpi.c ramstage-y += ram_calc.c |