diff options
| author | Ivy Jian <ivy_jian@compal.corp-partner.google.com> | 2021-04-13 14:04:12 +0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-04-16 06:45:32 +0000 |
| commit | a7696adbeb1f3ad7408a02ba82930c02079b01ed (patch) | |
| tree | 7ecd417ee3cb2a86e12d56fd2d3623b0b8360018 /src/soc/amd | |
| parent | a0d48096ad83813d959886ba354f7b7eb0aea179 (diff) | |
| download | coreboot-a7696adbeb1f3ad7408a02ba82930c02079b01ed.tar.xz | |
soc/amd/cezanne: Add uart controllers to chipset.cb
Add uart controller to chipset.cb and leave it off by default.
Turn uart0 on for console for mainboards.
BUG=none
TEST=builds and boot into OS
Signed-off-by: Ivy Jian <ivy_jian@compal.corp-partner.google.com>
Change-Id: Iaeb7fea4b92bd89331c7ae7c1c000f8d9961fe9e
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52287
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Diffstat (limited to 'src/soc/amd')
| -rw-r--r-- | src/soc/amd/cezanne/chipset.cb | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/chipset.cb b/src/soc/amd/cezanne/chipset.cb index 2cb157bc7c..bf4480680b 100644 --- a/src/soc/amd/cezanne/chipset.cb +++ b/src/soc/amd/cezanne/chipset.cb @@ -107,4 +107,6 @@ chip soc/amd/cezanne device mmio 0xfedc3000 alias i2c_1 off end device mmio 0xfedc4000 alias i2c_2 off end device mmio 0xfedc5000 alias i2c_3 off end + device mmio 0xfedc9000 alias uart_0 off end + device mmio 0xfedca000 alias uart_1 off end end |