summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/systemagent.c
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2019-04-22 10:45:51 -0700
committerNico Huber <nico.h@gmx.de>2019-05-11 11:16:48 +0000
commit1159a163cd36318d27f8f3b71617ad4a5b781efb (patch)
tree05f00bfd909ae3fb52669596e9e5f23ab096bf8b /src/soc/intel/cannonlake/systemagent.c
parent4249348735d18cb2d44506090a675a29b0567e7f (diff)
downloadcoreboot-1159a163cd36318d27f8f3b71617ad4a5b781efb.tar.xz
soc/intel/cnl: Enable VT-d
Enable VT-d through fsp upd VtdDisable. Update remapping structure types in numerical order as all remapping structures of type 0 (DRHD) enumerated before remapping structures of type 1 (RMRR), and so forth. BUG=b:130351429 TEST=Booted to kernel and verified the DMAR table contents. Change-Id: I1d20932e417b9d324edd98c8f2195dc228d2e092 Signed-off-by: John Zhao <john.zhao@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32432 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Pratikkumar V Prajapati <pratikkumar.v.prajapati@intel.com>
Diffstat (limited to 'src/soc/intel/cannonlake/systemagent.c')
-rw-r--r--src/soc/intel/cannonlake/systemagent.c6
1 files changed, 1 insertions, 5 deletions
diff --git a/src/soc/intel/cannonlake/systemagent.c b/src/soc/intel/cannonlake/systemagent.c
index d850b15b34..3f01f14dcf 100644
--- a/src/soc/intel/cannonlake/systemagent.c
+++ b/src/soc/intel/cannonlake/systemagent.c
@@ -33,8 +33,6 @@
*/
void soc_add_fixed_mmio_resources(struct device *dev, int *index)
{
- const struct soc_intel_cannonlake_config *const config = dev->chip_info;
-
static const struct sa_mmio_descriptor soc_fixed_resources[] = {
{ PCIEXBAR, CONFIG_MMCONF_BASE_ADDRESS, CONFIG_SA_PCIEX_LENGTH,
"PCIEXBAR" },
@@ -63,10 +61,8 @@ void soc_add_fixed_mmio_resources(struct device *dev, int *index)
if ((pci_read_config32(dev, CAPID0_A) & VTD_DISABLE))
return;
- if (!(config && config->VtdDisable)) {
- sa_add_fixed_mmio_resources(dev, index, soc_vtd_resources,
+ sa_add_fixed_mmio_resources(dev, index, soc_vtd_resources,
ARRAY_SIZE(soc_vtd_resources));
- }
}
/*