diff options
| author | Keith Hui <buurin@gmail.com> | 2017-09-02 17:59:41 -0400 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2017-09-12 08:07:25 +0000 |
| commit | f3ec5ed5559c59a63419f20246751e6f39225ef7 (patch) | |
| tree | d08b2430659ce75f27bd14f09d5d92197fcaceb2 /src | |
| parent | 0a9982f3fb7d20325b437656205f450505967a3d (diff) | |
| download | coreboot-f3ec5ed5559c59a63419f20246751e6f39225ef7.tar.xz | |
cpu/intel/slot_1: Increase CAR size to 8KiB
Because cpu/intel/car/romstage.c assumes a 8KiB stack size
when setting up stack guards, and all Slot 1 compatible
CPUs have enough L1 cache available for the increase.
Adjust DCACHE_RAM_BASE to match.
Boot tested on asus/p2b-ls and asus/p3b-f using a 1400MHz
Tualeron. The latter actually requires this patch to boot
successfully.
Change-Id: I5b440e7be4f3149378db88872872012c92049c20
Signed-off-by: Keith Hui <buurin@gmail.com>
Reviewed-on: https://review.coreboot.org/21349
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src')
| -rw-r--r-- | src/cpu/intel/slot_1/Kconfig | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/intel/slot_1/Kconfig b/src/cpu/intel/slot_1/Kconfig index a98232e6cc..f535a03bf1 100644 --- a/src/cpu/intel/slot_1/Kconfig +++ b/src/cpu/intel/slot_1/Kconfig @@ -28,10 +28,10 @@ config SLOT_SPECIFIC_OPTIONS # dummy config DCACHE_RAM_BASE hex - default 0xcf000 + default 0xce000 config DCACHE_RAM_SIZE hex - default 0x01000 + default 0x02000 endif |