index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
init
/
romstage.ld
Age
Commit message (
Expand
)
Author
2015-07-13
x86: flatten hierarchy
Stefan Reinauer
2015-07-07
timestamp: add generic cache region
Aaron Durbin
2015-06-26
x86: Move architecture selection from linker script to Makefile.inc
Stefan Reinauer
2015-06-09
cbmem: Unify CBMEM init tasks with CBMEM_INIT_HOOK() API
Kyösti Mälkki
2015-05-26
CBMEM console: Fix buffer without EARLY_CBMEM_INIT
Kyösti Mälkki
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-06
New mechanism to define SRAM/memory map with automatic bounds checking
Julius Werner
2015-04-06
build system: run linker scripts through the preprocessor
Patrick Georgi
2015-03-17
coreboot: x86: enable gc-sections
Aaron Durbin
2015-02-23
Remove */cpu/amd/agesa/* from excluded illegal globals file
Dave Frodin
2014-12-05
x86: Update the check for Forbidden global variables
Furquan Shaikh
2014-10-07
cbmem console: Locate the preram console with a symbol instead of a section.
Gabe Black
2014-02-24
CAR_GLOBAL: enforce compiler to check if _start != _end
Edward O'Callaghan
2013-05-16
x86: add cache-as-ram migration option
Aaron Durbin
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-11-07
Move global variable check to Makefile
Stefan Reinauer
2012-07-03
Fix the error message for romstage when .bss or .data are non-zero
Ronald G. Minnich
2012-05-15
Change the name of the romstage bootblock.ld
Marc Jones