summaryrefslogtreecommitdiff
path: root/src/include/device/pci_ids.h
AgeCommit message (Expand)Author
2021-05-21soc/intel/common: Add Alder Lake device IDsSumeet R Pawnikar
2021-05-14soc/intel/alderlake: Update CPU and IGD Device IDsMaulik V Vaghela
2021-04-28soc/intel: Add Z370, H310C and B365 device IDsAngel Pons
2021-04-28soc/intel: Add Kaby Lake PCH-U base device IDAngel Pons
2021-04-28soc/intel: Rename 200-series PCH device IDsAngel Pons
2021-04-06soc/intel/alderlake: Add LPC and IGD device Ids for Alderlake MMaulik V Vaghela
2021-03-11soc/intel/common/block: Add PCI IDs for EmmitsBurg PCHJonathan Zhang
2021-03-05soc/intel/broadwell/pch: Use Lynx Point smbus.cAngel Pons
2021-02-27sb/intel/ibexpeak: Add all PCI IDs for LPCAngel Pons
2021-02-24soc/amd/picasso/data_fabric: add missing data fabric device function 7Felix Held
2021-02-04drivers/generic/bayhub_lv2: Add driver for BayHub lv2John Su
2021-02-03pci_ids/intel: Add missing CFL-S GT1 IGD IDsNico Huber
2021-02-03pci_ids/intel: Correct 0x3e96, it's a CFL-S partNico Huber
2021-02-01include/device/pci_ids.h: Add Cannon Lake PCH-H SATA dev IDErik van den Bogaert
2021-01-22soc/intel/commmon: Include Alder Lake device IDsVarshit Pandya
2021-01-12soc/intel/alderlake: Add PCH ID 0x5182Subrata Banik
2020-12-14intel/common/block/lpc: Add new device IDs for Emmitsburg PCHJonathan Zhang
2020-12-05device/pci_id: Add TCSS PCI IDs for AlderlakeV Sowmya
2020-11-30include/device/pci_ids.h: Fix device id for gspi2Bora Guvendik
2020-11-24include/device/pci_ids.h: Add PCI IDs used in Lynxpoint chipsetsFelix Singer
2020-11-21include/device/pci_ids: add PCI IDs for new AMD SoCsFelix Held
2020-11-19include/device/pci_ids: add model number to ATI GPU and HDA controllerFelix Held
2020-11-18include/device/pci_ids: add model number to AMD GBE controllerFelix Held
2020-11-18include/device/pci_ids: add model number to PCIe port and bus devicesFelix Held
2020-11-18include/device/pci_ids: add model number to data fabric devicesFelix Held
2020-11-18include/device/pci_ids: deduplicate AMD family 17h northbridge IDFelix Held
2020-11-18include/device/pci_ids: use the right device ID for AMD Picasso GPUFelix Held
2020-11-12soc/intel/alderlake: Add PCH ID 0x5181Subrata Banik
2020-11-02wifi: Drop PCI IDs for JfP and HrPFurquan Shaikh
2020-11-02pci_ids: Add PCI IDs for CNVi WiFi/BT controllersFurquan Shaikh
2020-09-29soc/intel/jasperlake: Add IGD, MCH Device IDKrishna Prasad Bhat
2020-09-24soc/intel/common/smbus: Add support for Apollo Lake SoCMaxim Polyakov
2020-09-18drivers/genesyslogic/gl9755: Add driver for Genesys Logic GL9755Ben Chuang
2020-09-14src/include: Drop unneeded empty linesElyes HAOUAS
2020-09-08pci_ids: Add Alder Lake DTT PCI IDsSubrata Banik
2020-09-08pci_ids: Add Alder Lake IPU PCI IDsSubrata Banik
2020-09-08soc/intel/elkhartlake: Add CPU, SA, PCH & IGD DIDs TableTan, Lean Sheng
2020-09-01{include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistentSubrata Banik
2020-08-29PCI IDs: Add PCI ID for CML DPTF/DTT PCI deviceEdward O'Callaghan
2020-08-27soc/intel/common: Include Elkhart Lake SA IDsTan, Lean Sheng
2020-08-17soc/intel/jasperlake: Add IGD Device IDKrishna Prasad Bhat
2020-08-10soc/intel/common: Include Alder Lake SATA controller device IDsSubrata Banik
2020-08-05drivers/genesyslogic/gl9763e: Add driver for Genesys Logic GL9763EBen Chuang
2020-08-05soc/intel/common: Include Alder Lake device IDsSubrata Banik
2020-07-28PCI IDs: Add PCI ID for the realtek 5261Caveh Jalali
2020-07-25soc/intel/tigerlake: Update Tiger Lake SA IDsDerek Huang
2020-07-15PCI IDs: Add PCI ID for JSL DPTF/DTT PCI deviceTim Wawrzynczak
2020-07-12soc/intel/tigerlake: Add new IGD deviceRavi Sarawadi
2020-07-07soc/intel/common/block: Add new block DTTTim Wawrzynczak
2020-07-07pci_ids: Add TGL & JSL IPU PCI IDsTim Wawrzynczak