index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
asrock
/
g41c-gs
Age
Commit message (
Expand
)
Author
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-10
src/mainboard: Replace GPLv2 long form headers with SPDX header
Elyes HAOUAS
2020-05-09
src/: Replace GPL boilerplate with SPDX headers
Patrick Georgi
2020-05-06
treewide: replace GPLv2 long form headers with SPDX header
Patrick Georgi
2020-05-06
treewide: Move "is part of the coreboot project" line in its own comment
Patrick Georgi
2020-05-02
acpi: Move ACPI table support out of arch/x86 (3/5)
Furquan Shaikh
2020-04-04
mainboard/asrock: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-20
mb/**/gma-mainboard.ads: Use SPDX for GPL-2.0-or-later
Angel Pons
2020-03-18
mainboard/[a-f]*: Remove copyright notices
Patrick Georgi
2020-01-13
mb/asrock/g41c-gs/acpi_tables.c: Remove unneeded includes
Elyes HAOUAS
2020-01-02
mb/*/*/acpi_tables: Remove unused includes
Elyes HAOUAS
2019-12-31
mb/*/*/acpi_tables: Don't zero out gnvs again
Peter Lemenkov
2019-12-31
mb/**/dsdt.asl: Remove outdated sleepstates.asl comment
Angel Pons
2019-12-27
mb/*/*/early_init.c: Remove defined but not used macro
Elyes HAOUAS
2019-12-16
arch/x86: Make X86 stages select ARCH_X86
Arthur Heymans
2019-11-15
nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCK
Arthur Heymans
2019-11-15
nb/intel/x4x: Move boilerplate romstage to a common location
Arthur Heymans
2019-11-14
mb/*/*(ich7/x4x): Use common early southbridge init
Arthur Heymans
2019-11-12
sb/intel/i82801gx: Add common LPC decode code
Arthur Heymans
2019-11-11
mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'
Elyes HAOUAS
2019-11-04
mb/*/*{i82801gx}: Use sb/intel/common/acpi/platform.asl
Arthur Heymans
2019-11-03
mb/intel/{i82801gx,x4x}: Don't select ASPM options
Arthur Heymans
2019-11-01
soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpi
Subrata Banik
2019-10-11
sb/intel/i82801gx: Move CIR init to a common place
Arthur Heymans
2019-08-26
soc/intel: Use common romstage code
Kyösti Mälkki
2019-08-18
cpu/intel: Enter romstage without BIST
Kyösti Mälkki
2019-06-06
sb/intel/i82801gx: Detect if the southbridge supports AHCI
Arthur Heymans
2019-06-05
mb/*/devicetree.cb: Remove unavailable PCIe ports
Arthur Heymans
2019-04-13
sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIB
Patrick Rudolph
2019-03-13
{mb,nb/pineview}/*.asl: Remove unneeded include i82801gx.h
Elyes HAOUAS
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-04
device/pnp: Add header files for PNP ops
Kyösti Mälkki
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-02-08
mb/{asrock,intel,kontron}: Include missing <arch/io.h>
Elyes HAOUAS
2019-02-07
src: Remove unused include device/pnp_def.h
Elyes HAOUAS
2019-01-24
src/mb/asrock/../g41m-s3: Remove spurious devices
Angel Pons
2019-01-23
nb/intel/x4x: Use parallel MP init
Arthur Heymans
2019-01-10
mb: Move timestamp_add_now to northbridge x4x
Elyes HAOUAS
2019-01-09
cpu/intel: Use the common code to initialize the romstage timestamps
Arthur Heymans
2019-01-08
sb/intel/i82801gx: Autodisable functions based on devicetree
Arthur Heymans
2018-12-28
arch/x86: Drop spurious arch/stages.h includes
Kyösti Mälkki
2018-11-23
mb: Set coreboot as DSDT's manufacturer model ID
Elyes HAOUAS
2018-11-21
ACPI: Fix DSDT's revision field
Elyes HAOUAS
2018-11-16
mb/*/*/Kconfig: Use CONFIG_VARIANT_DIR for devicetree
Peter Lemenkov
2018-11-12
mb/*/*: Harmonise FD and devicetree on boards featuring ICH7
Arthur Heymans
2018-10-18
src/mainboard: Remove unneeded whitespace
Elyes HAOUAS
2018-09-28
src/mb/asrock/g41c-gs: Add variant g41m-s3
Angel Pons
2018-09-25
mb/asrock/g41m_vs3_r2: Add mainboard
Arthur Heymans
2018-09-18
mb/asrock/g41c-gs: Link separate gpio.c files
Arthur Heymans
2018-09-15
mb/asrock/g41c-gs: Add more buildin PCI devices to the devicetree
Arthur Heymans
[next]