index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
google
/
veyron
/
sdram_inf
/
sdram-lpddr3-hynix-2GB-2ranks.inc
Age
Commit message (
Expand
)
Author
2016-01-22
google/veyron_*: Add dual-rank 2GB Hynix module to SDRAM configs
David Hendricks