summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/baskingridge/romstage.c
AgeCommit message (Expand)Author
2020-04-22nb/intel/haswell: Deprecate WDB params in pei_dataAngel Pons
2020-04-06mainboard/intel: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-18mainboard/[g-p]*: Remove copyright noticesPatrick Georgi
2019-08-26soc/intel: Use common romstage codeKyösti Mälkki
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-03-06Remove DEFAULT_PCIEXBAR aliasKyösti Mälkki
2018-11-05mainboard: Remove unneeded include <console/console.h>Elyes HAOUAS
2018-06-14cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-01-06mainboard/*/romstage.c: Sanitize system header inclusionsEdward O'Callaghan
2014-05-23mainboard/intel/baskingridge Fix usage of GNU field designator extEdward O'Callaghan
2013-12-02haswell: Update pei_data to match ref codeDuncan Laurie
2013-12-01slippy/falco/peppy: Fix SPD GPIO initialization.Aaron Durbin
2013-11-25haswell: update pei_data data structureAaron Durbin
2013-03-18haswell: unify romstage logicAaron Durbin
2013-03-18haswell: adjust CAR usageAaron Durbin
2013-03-18lynxpoint: Move a bit of generic RCBA into early_pchDuncan Laurie
2013-03-17haswell platforms: restructure romstage mainAaron Durbin
2013-03-14baskingridge: rename graysreef to baskingridgeStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-01 10:22:49 +0000