index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
amd
/
agesa
/
family16kb
/
dimmSpd.c
Age
Commit message (
Expand
)
Author
2020-08-24
nb/amd/agesa: define DDR3_SPD_SIZE as a common value
Mike Banon
2020-08-17
nb/amd/agesa: read 256 bytes to SPD buffer instead of 128
Mike Banon
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-05
src/northbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2019-12-19
src/northbridge: Remove unused <stdlib.h>
Elyes HAOUAS
2019-01-04
AGESA: Use pcidev_on_root()
Kyösti Mälkki
2018-11-05
amd: Fix non-local header treated as local
Elyes HAOUAS
2017-09-29
AGESA binaryPI: Drop amdlib.h in dimmSpd.h
Kyösti Mälkki
2017-06-27
vendorcode/amd: Unify Porting.h across all targets
Stefan Reinauer
2017-04-25
lib: provide clearer devicetree semantics
Aaron Durbin
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-11-24
northbridge/amd/agesa/family1{4,5,5tn,6kb}: Reduce differences
Edward O'Callaghan
2014-10-19
AGESA fam15tn fam16kb 00730f01: Add common agesa_readSpd()
Kyösti Mälkki
2013-08-05
AMD Kabini: Add northbridge AGESA wrapper (new AMD processor)
Siyuan Wang