summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/Makefile.inc
AgeCommit message (Expand)Author
2020-11-15haswell: use Broadwell mrc and refcodebroadwell_refcodeIru Cai
2020-07-08haswell: relocate `romstage_common` to northbridgeAngel Pons
2020-05-18src: Remove leading blank lines from SPDX headerElyes HAOUAS
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-09src/: Replace GPL boilerplate with SPDX headersPatrick Georgi
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2020-03-06nb/intel/haswell/peg: Add PEG driver stubChris Morgan
2019-08-07northbridge/intel: Rename ram_calc.c to memmap.cKyösti Mälkki
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2019-04-21cpu/intel/haswell: Use C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2018-06-05cpu/intel/haswell: Switch to POSTCAR_STAGEArthur Heymans
2018-02-06nb/intel/haswell: Use the common MRC cache driverArthur Heymans
2016-03-11northbridge/intel: move mrccache.c of sandybridge + haswell to commonAlexander Couzens
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-09-07intel: Do not hardcode the position of mrc.cacheAlexandru Gagniuc
2015-07-13x86: flatten hierarchyStefan Reinauer
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-29kbuild: automatically include northbridgesStefan Reinauer
2015-03-30Update hex values to CBFS binary name types in MakefilesMartin Roth
2015-01-10haswell: Fix MRC cache to use CBFSKyösti Mälkki
2014-11-20Replace includes of build.h with version.hKyösti Mälkki
2014-10-16ACPI: Remove CONFIG_GENERATE_ACPI_TABLESVladimir Serbinenko
2014-01-15CBMEM intel: Define get_top_of_ram() once per chipsetKyösti Mälkki
2013-12-12HDA: Enable Mini-HDA and fix up PCH-HDA initDuncan Laurie
2013-05-07haswell: use tsc for udelay()Aaron Durbin
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-15 22:26:27 +0000