summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/nehalem/Makefile.inc
AgeCommit message (Expand)Author
2019-10-13nb/intel/nehalem: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-10-06nb/intel/nehalem: Move romstage boilerplate to a common locationArthur Heymans
2019-10-06nb/intel/nehalem: Don't link walkcbfs.S in romstageArthur Heymans
2019-09-12nb/intel/nehalem: Add a header for raminit_tables.cAngel Pons
2019-08-07northbridge/intel: Rename ram_calc.c to memmap.cKyösti Mälkki
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2018-06-05cpu/intel/model_2065x: Switch to POSTCAR_STAGEArthur Heymans
2018-05-18nb/intel/nehalem: Use the common mrc cache driverArthur Heymans
2017-02-22nehalem/Kconfig: Rename TRAINING_CACHE_SIZE to MRC_CACHE_SIZEArthur Heymans
2016-03-11northbridge/intel: move mrccache.c of sandybridge + haswell to commonAlexander Couzens
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-09-07intel: Do not hardcode the position of mrc.cacheAlexandru Gagniuc
2015-07-13x86: flatten hierarchyStefan Reinauer
2015-06-10model_2065x: Use common i945-ivy TSEG SMM init.Vladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-29kbuild: automatically include northbridgesStefan Reinauer
2015-03-30Update hex values to CBFS binary name types in MakefilesMartin Roth
2014-11-20Replace includes of build.h with version.hKyösti Mälkki
2014-10-16ACPI: Remove CONFIG_GENERATE_ACPI_TABLESVladimir Serbinenko
2014-06-18intel/nehalem: Add get_top_top_ram() in ramstageKyösti Mälkki
2014-01-23nehalem: Move mrc.cache to 0xfffe0000.Vladimir Serbinenko
2013-11-25Support for nehalem northbridgeVladimir Serbinenko
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-28 11:52:41 +0000