summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/chip.h
AgeCommit message (Expand)Author
2020-09-14soc/intel/{cnl,icl,jsl,tgl}: Clean up chip.hSubrata Banik
2020-08-17soc/intel/tigerlake: Allow fine grained control of S0iX statesJes Klinke
2020-07-29soc/intel/tigerlake: Configure TCSS D3Hot and D3ColdJohn Zhao
2020-07-26src/soc/intel: Add include <types.h>Elyes HAOUAS
2020-07-25soc/intel/tigerlake: Set power limits for Tiger Lake Y-SKUSumeet R Pawnikar
2020-07-15soc/intel/tigerlake: Hook up SATA Port Enable DITO UPDsShaunak Saha
2020-07-09mainboard/intel/tglrvp: Remove unused PrmrrSize chip configSubrata Banik
2020-06-30soc/intel/tigerlake: Add CpuReplacementCheck to chip optionsJamie Ryu
2020-06-22soc/intel/tigerlake: Add CmdMirror option in chip.hDavid Wu
2020-06-22mb/google/volteer: Override power limits with SKU-specific limitsTim Wawrzynczak
2020-06-17soc/soch/intel/tigerlake: Integrate PCIe hot-plug config UPDWonkyu Kim
2020-06-12soc/intel/tigerlake: Add devicetree support to change PCH VR settingsVenkata Krishna Nimmagadda
2020-06-09soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMsJohn Zhao
2020-05-30soc/intel/tigerlake: Configure TcssDma0En and TcssDma1EnJohn Zhao
2020-05-26soc/intel/tigerlake: Remove MIPI clock setting from devicetreeSrinidhi N Kaushik
2020-05-26soc/intel/tigerlake: Delete unused configurationWonkyu Kim
2020-05-26soc/intel/tigerlake: Add FSP UPD D3HotEnable and D3ColdEnableJohn Zhao
2020-05-20tigerlake: update processor power limits configurationSumeet R Pawnikar
2020-05-20soc/tigerlake: Add devicetree configurability for IomTypeCPortPadCfgBrandon Breitenstein
2020-05-18soc/intel/tigerlake: Add FSP UPD TcssDma0En and TcssDma1EnJohn Zhao
2020-05-18soc/intel/tigerlake: Add PchHdaIDispCodecDisconnect overrideEric Lai
2020-05-12soc/intel/tigerlake: Control SATA and DMI power optimizationShaunak Saha
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-01soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understa...Subrata Banik
2020-05-01soc/intel/tigerlake: Fill PcieRpClkReqDetect from devicetreeMeera Ravindranath
2020-04-20soc/intel/tigerlake: Update iDisp Link UPD settingsSrinidhi N Kaushik
2020-04-17soc/intel/tigerlake: Remove eMMC/SD supportDuncan Laurie
2020-04-14soc/intel/tigerlake: Configure RP settingWonkyu Kim
2020-04-06soc/intel/tigerlake: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-30soc/intel/tigerlake: Configure IOM_TYPEC_SW_CONFIGURATION_3Brandon Breitenstein
2020-03-25soc/intel/tigerlake: Configure HyperthreadingWonkyu Kim
2020-03-18soc: Remove copyright noticesPatrick Georgi
2020-03-15soc/intel/tigerlake: Enable CNVi through dev_enabledSrinidhi N Kaushik
2020-03-15soc/intel/tigerlake: Update Cpu Ratio settingsSrinidhi N Kaushik
2020-03-12soc/intel/tigerlake: Configure L1Substates for PCH Root portsWonkyu Kim
2020-03-11soc/intel/tigerlake: Correct FSP log interfaceRonak Kanabar
2020-03-10soc/intel/tigerlake: Enable Hybrid storage modeWonkyu Kim
2020-03-06soc/intel/tigerlake: Enable CNVi ModeSrinidhi N Kaushik
2020-03-04src: capitalize 'PCIe'Elyes HAOUAS
2020-03-03soc/intel/tigerlake: Add Jasper lake GPIO supportRonak Kanabar
2020-03-01soc/intel/{icl,jsl,tgl}: Enable PlatformDebugConsent by KconfigSubrata Banik
2020-02-27soc/intel/tigerlake: Update FSP params for Jasper LakeMaulik V Vaghela
2020-02-17soc/intel/tigerlake: Enable Audio on TGLSrinidhi N Kaushik
2020-02-01soc/intel/tigerlake: Configure TCSS xHCI and xDCIWonkyu Kim
2020-01-28soc/intel/tigerlake: Enable DP ports according to board designWonkyu Kim
2020-01-18soc/intel/tigerlake: Update chip filesRavi Sarawadi
2019-12-12soc/intel/{cnl,icl,skl,tgl}: Remove unused gpe0_en_* from chip.hFurquan Shaikh
2019-11-09soc/intel/tigerlake: Do initial SoC commit till ramstageSubrata Banik