summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2021-05-21more debug printIru Cai
2021-05-21trace outbIru Cai
2021-05-21print out gbeIru Cai
2021-05-21add broadwell_refcode.asmIru Cai
2021-05-21soc/intel/common: Add Alder Lake device IDsSumeet R Pawnikar
2021-05-21soc/amd/cezanne,common,picasso: use BERT region reserved by FSP driverFelix Held
2021-05-21soc/intel/common: Add function to lpc_lib to return PIRQ routingTim Wawrzynczak
2021-05-20soc/intel/xeon_sp: Skip locking down TXT related registersArthur Heymans
2021-05-20soc/intel/broadwell: Use Lynx Point IOBP codeAngel Pons
2021-05-20soc/amd/common: Show espi init in logMartin Roth
2021-05-20soc/intel/xeon_sp: Remove superfluous printkArthur Heymans
2021-05-20baytrail: Factor out INT15 handlerAngel Pons
2021-05-19sc7280: Reserve wlan & wpss dram memory regionsRavi Kumar Bokka
2021-05-19sc7280: memlayout changes for QCSDI & WMM featuresamrab
2021-05-19sc7280: add qclib supportRavi Kumar Bokka
2021-05-19soc/amd/common/block/espi_util: Work around in-band reset race conditionRaul E Rangel
2021-05-19soc/amd/cezanne/fch: add PCIe GPP clock generator configuration settingsFelix Held
2021-05-19soc/amd/picasso: move gpp_clk_req_setting definition to chip.hFelix Held
2021-05-18soc/intel/alderlake: Add handling of GPIO_COM3 in gpio.aslMaulik V Vaghela
2021-05-18cpu/x86: Only include smm code if CONFIG_HAVE_SMI_HANDLER=yArthur Heymans
2021-05-18intelblocks/gpio: Add NAVFWE bit to PAD_CFG_DW0 mask definitionMaulik V Vaghela
2021-05-18soc/intel/alderlake: mb/intel/sm: Add tcss codeDeepti Deshatty
2021-05-18soc/mediatek/mt8195: enable ARM64_USE_ARM_TRUSTED_FIRMWAREYidi Lin
2021-05-16soc/amd/*/Makefile.inc: Strip the quotesZheng Bao
2021-05-16soc/intel/alderlake: Update meminit code due to upd changes FSP 2147 onwardsBora Guvendik
2021-05-16vendorcode/intel/fsp: Add Alder Lake FSP headers for FSP v2162_00Ronak Kanabar
2021-05-14soc/intel/tigerlake: Allow devicetree to fill UPD related to TCSS OCNick Vaccaro
2021-05-14soc/intel/alderlake: Update CPU and IGD Device IDsMaulik V Vaghela
2021-05-14soc/intel/alderlake: Add known GPIO virtual wire informationDeepti Deshatty
2021-05-14soc/intel/alderlake: Add known CPU Port IDs for GPIO communitiesDeepti Deshatty
2021-05-14soc/intel/alderlake: Add IOM PCR PIDDeepti Deshatty
2021-05-14soc/mediatek/mt8195: Initialize DRAM in romstageRex-BC Chen
2021-05-14soc/mediatek: Remove duplicate enum declarationRex-BC Chen
2021-05-14soc/amd/cezanne: Enable GFX HDA FSP UPDKarthikeyan Ramasubramanian
2021-05-13src: Match array format in function declarations and definitionsPatrick Georgi
2021-05-13soc/mediatek/mt8195: change vpp_sel default mux for 4k supportNancy.Lin
2021-05-13soc/mediatek/mt8195: configure DMA buffer in DRAMRex-BC Chen
2021-05-13soc/mediatek/mt8195: Enable SCP SRAMRex-BC Chen
2021-05-13soc/amd: factor out acpigen_write_alib_dptc to common codeFelix Held
2021-05-13soc/amd/cezanne/root_complex: generate DPTC ACPI methodFelix Held
2021-05-12soc/amd/cezanne/chip.h: add DPTC and tablet mode optionsFelix Held
2021-05-12psp_verstage: remove not-implemented files for cezanneKangheui Won
2021-05-12soc/amd/{common,picasso}: Use common PCIE_GPP_DRIVER driverRaul E Rangel
2021-05-12soc/amd/common/block/pci: Capitalize PCI ACPI namesRaul E Rangel
2021-05-12soc/amd{common,cezanne}: Move pcie_gpp.c to commonRaul E Rangel
2021-05-11docs: correct and rewrite documentation regarding n/c / unused padsMichael Niewöhner
2021-05-11soc/amd/picasso: Disable CBFS MCACHE againRaul E Rangel
2021-05-11soc/mediatek/mt8192: add apusys init flowChien-Chih Tseng
2021-05-11soc/mediatek/mt8195: Enable and initialize eintYidi Lin
2021-05-11soc/mediatek/mt8195: Disable UFS reference clockYidi Lin