summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2021-01-15build system: Remove flock calls from intermediate processingPatrick Georgi
2021-01-15soc/mediatek/mt8183: Support byte mode and single rank DDRShaoming Chen
2021-01-15soc/amd/picasso: Generate ACPI CRAT objects in cbJason Glenesk
2021-01-15soc/intel/braswell: Prevent NULL pointer dereferenceAngel Pons
2021-01-15cpu/x86/mpinit: Serialize microcode updates for HT threadsPatrick Rudolph
2021-01-15soc/amd/cezanne,picasso/uart: remove unneeded struct nameFelix Held
2021-01-14soc/intel/tgl: Add configurable value for UsbTcPortEnBrandon Breitenstein
2021-01-14soc/amd/picasso: Remove printf in aslRaul E Rangel
2021-01-14build system: Structure and serialize INTERMEDIATEPatrick Georgi
2021-01-14soc/amd/picasso/uart: add missing device/device.h includeFelix Held
2021-01-14soc/amd/cezanne: add remaining non-ACPI parts of UART supportFelix Held
2021-01-14soc/amd/cezanne: add AOAC supportFelix Held
2021-01-14soc/amd/cezanne: add console UART supportFelix Held
2021-01-14soc/amd/stoneyridge: use SOC_AMD_COMMON_BLOCK_UARTFelix Held
2021-01-14soc/amd/common/block/uart/Makefile: use all targetFelix Held
2021-01-14soc/amd/piasso/uart: move get_uart_base prototype to common code headerFelix Held
2021-01-14soc/amd/common/uart: move CONSOLE_UART_BASE_ADDRESS back to SoC codeFelix Held
2021-01-14soc/amd/picasso: remove broken and unused legacy UART supportFelix Held
2021-01-13soc/amd/picasso: Disable CBFS MCACHERaul E Rangel
2021-01-13ACPI: Have single call-site for acpi_inject_nvsa()Kyösti Mälkki
2021-01-13ACPI: Add common acpi_fill_gnvs()Kyösti Mälkki
2021-01-13soc/amd: Rename to soc_fill_gnvs()Kyösti Mälkki
2021-01-13soc/amd: Rename to pm_fill_gnvs()Kyösti Mälkki
2021-01-13soc/intel/tigerlake: Disable TC cold supportSrinidhi N Kaushik
2021-01-12soc/intel: rename uart_max_indexMichael Niewöhner
2021-01-12soc/intel/denverton_ns: Drop redundant `DEFAULT_ACPI_BASE`Angel Pons
2021-01-12soc/intel/common/pcie: Add helper function for getting mask of enabled portsFurquan Shaikh
2021-01-12soc/intel/alderlake: Add PCH ID 0x5182Subrata Banik
2021-01-11soc/intel/{icl,tgl,jsl,ehl}: add LPIT supportMichael Niewöhner
2021-01-11soc/intel/skl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner
2021-01-11soc/intel/cnl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner
2021-01-11acpi,soc/intel/common: add support for Intel Low Power Idle TableMichael Niewöhner
2021-01-11{soc,vc,mb}/intel: Drop support for Cannon Lake SoCFelix Singer
2021-01-11soc/amd/cezzane: Add a minimal chipset treeFurquan Shaikh
2021-01-11soc/intel/common/uart: Use simple(_s_) variants of PCI functionsFurquan Shaikh
2021-01-11soc/intel/uart: Drop SoC callback `soc_uart_console_to_device`Furquan Shaikh
2021-01-11soc/intel/cnl: Allow setting PCIe subsystem IDs after FSP-SJeremy Soller
2021-01-11soc/amd/picasso: Separate GPIO define into gpio_defs.hEric Lai
2021-01-11soc/intel/cannonlake: Enable wake from USB in S4Patrick Rudolph
2021-01-10soc/intel/alderlake: Refactor SoC code to maintain CPU and PCH PCIE RPsSubrata Banik
2021-01-10soc/intel/broadwell: Use `mp_cpu_bus_init`Angel Pons
2021-01-10mb/google/cyan: Move board_id() to mainboard_fill_gnvs()Kyösti Mälkki
2021-01-10ACPI: Add missing include in nvs.hKyösti Mälkki
2021-01-10soc/intel: Rename to soc_fill_gnvs()Kyösti Mälkki
2021-01-10soc/intel: Replace acpi_init_gnvs()Kyösti Mälkki
2021-01-10mb/x/acpi_tables: Rename to mainboard_fill_gnvs()Kyösti Mälkki
2021-01-10sb/intel: Factor out soc_fill_gnvs()Kyösti Mälkki
2021-01-10ACPI: Replace uses of CBMEM_ID_ACPI_GNVSKyösti Mälkki
2021-01-10soc/intel/braswell: Refactor acpi_init_gnvs()Kyösti Mälkki
2021-01-10ACPI: Drop redundant ChromeOS setup for GNVSKyösti Mälkki