summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2020-11-06soc/amd/picasso: Set vboot hashing block size to 36kMartin Roth
2020-11-06soc/amd/picasso: Up stack size to 40k for vboot hash bufferMartin Roth
2020-11-06soc/intel/xeon_sp/skx: Fix MADT CPU indexesMarc Jones
2020-11-06soc/intel/xeon_sp: Move CPU helper functionsMarc Jones
2020-11-06soc/intel/xeon_sp/cpx: Reorder cpu.c .h includesMarc Jones
2020-11-06amdfwtool: Use shell command to get depend file listZheng Bao
2020-11-06soc/amd/picasso: Update coreboot UPD variable names to include unitsZheng Bao
2020-11-05soc/intel/tigerlake: Disable C1 C-state DemotionRavi Sarawadi
2020-11-05soc/amd/picasso: move MAX_CPUS setting from mainboard to SoC KconfigFelix Held
2020-11-05soc/intel/xeon_sp: Use common cpu/intel romstage entryArthur Heymans
2020-11-04soc/intel/broadwell: Merge `device_nvs.asl` into `globalnvs.asl`Angel Pons
2020-11-04soc/intel/broadwell: Include EC and IRQ links ACPI earlyAngel Pons
2020-11-04soc/intel/broadwell/pch: Use common PCIe ACPI codeAngel Pons
2020-11-04soc/intel/broadwell/pch/acpi: Add PCIe register offsetsAngel Pons
2020-11-04soc/intel/broadwell/gma.c: Align struct with HaswellAngel Pons
2020-11-04soc/intel/broadwell: Use common irqlinks.aslAngel Pons
2020-11-04soc/intel/broadwell/pch/acpi/irqlinks.asl: Add missing IRQsAngel Pons
2020-11-04soc/intel/broadwell: Align ACPI with Haswell/LynxpointAngel Pons
2020-11-04soc/amd/common/psp: move v1-only mailbox commands to separate sectionFelix Held
2020-11-04soc/intel/xeon_sp: Add a smm_region functionArthur Heymans
2020-11-04soc/intel/xeon_sp: Convert to ASL 2.0 syntaxElyes HAOUAS
2020-11-04soc/amd: Change FIRMWARE_LOCATE to FIRMWARE_LOCATIONZheng Bao
2020-11-04soc/intel/skl,acpi/acpigen: convert global CPPC package to local oneMichael Niewöhner
2020-11-04soc/intel/xeon_sp: Pass IIO_RESOURCE_INSTANCE as pointerJacob Garber
2020-11-04soc/intel/xeon_sp/cpx: Align coreboot CAR symbols to FSP-TArthur Heymans
2020-11-03soc/intel/{tgl,jsl}: Enable logging of wake sources for S0ixFurquan Shaikh
2020-11-03soc/intel/broadwell: Relocate PCH ACPI filesAngel Pons
2020-11-03Revert "broadwell: Switch to using common ACPI _SWS code"Angel Pons
2020-11-03soc/intel/xeon_sp/acpi: Fix uncore dsdt for multiple cpusMarc Jones
2020-11-03soc/intel/xeon_sp; Use soc specific stack-port functionMarc Jones
2020-11-03soc/intel/common/block/systemagent/memmap.c: Align cached regionAngel Pons
2020-11-03soc/intel: Select SOC_INTEL_COMMON_BLOCK_CAR as per alphabetical orderSubrata Banik
2020-11-02soc/amd/picasso: pass verstage timestamps to x86Kangheui Won
2020-11-02soc/amd/picasso: add monotonic_timerKangheui Won
2020-11-02sc7180: Fix prefill requirement and correct the fetch start checkVinod Polimera
2020-11-02sc7180: Add Modem region in memlayout to avoid modem cleanup in Secboot reboot.mkurumel
2020-11-02soc/intel: Use of common reset code blockSubrata Banik
2020-11-02soc/intel/common: Create common Intel FSP reset code blockSubrata Banik
2020-11-02soc/intel/denverton_ns: Add PCH_DEVFN_PMC for finding PMC deviceDuncan Laurie
2020-11-02soc/intel/jasperlake: Set the GpioOverride configurationRonak Kanabar
2020-11-02soc/intel/fsp-car: Use the coreboot defined stackArthur Heymans
2020-11-02soc/intel/xeon_sp/bootblock.c: Report the FSP-T outputArthur Heymans
2020-11-02drivers/intel/fsp2_0: Add function to report FSP-T outputArthur Heymans
2020-11-02soc/intel/common/cse: Add dependency on SOC_INTEL_CSE_LITE_SKUFurquan Shaikh
2020-11-02mb, soc/intel: Reorganize CNVi device entries in devicetreeFurquan Shaikh
2020-11-02soc/intel: Add a driver for CNVi WiFi/BT controllersFurquan Shaikh
2020-11-02soc/amd/picasso: Put transfer buffer into common ld fileMartin Roth
2020-10-30x86: Add a minimal example SoC along with a boardNico Huber
2020-10-30soc/intel/xeon_sp: Call common soc_get_num_cpus()Marc Jones
2020-10-30soc/intel/xeon_xp: Combine cpx and skx acpi.cMarc Jones