summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2015-03-23Generalize revision number calculation functionVadim Bendebury
2015-03-23mips: fix bootblock stack definitionsVadim Bendebury
2015-03-23danube: Use the generic timer interfaceVadim Bendebury
2015-03-23danube: use SOC specific rom stage codeVadim Bendebury
2015-03-23t132: Change romstage base addressFurquan Shaikh
2015-03-23t132: Add support for tpm i2cFurquan Shaikh
2015-03-21tegra132: convert to stopwatch APIAaron Durbin
2015-03-21exynos: convert to stopwatch APIAaron Durbin
2015-03-21tegra132: fill out udelay() implementationAaron Durbin
2015-03-21tegra124: switch to stopwatch APIAaron Durbin
2015-03-21danube: prepare SOC directory for uraraVadim Bendebury
2015-03-21imgtec/danube: Add support for ImgTec Danube SoCPaul Burton
2015-03-20bootblocks: use run_romstage()Aaron Durbin
2015-03-18bootstate: use structure pointers for scheduling callbacksAaron Durbin
2015-03-17ipq806x: Break apart large transfers in spi_xfer()David Hendricks
2015-03-17t132: Add TTB_BUFFER to resource reservedFurquan Shaikh
2015-03-17Tegra132: Configure CPU clockJimmy Zhang
2015-03-17t132: Add monotonic_timer.c to rmodules_armFurquan Shaikh
2015-03-17coreboot classes: Add dynamic classes to corebootFurquan Shaikh
2015-03-17soc/ipq806x: Replace GPT with fine grained DGT timer.Deepa Dinamani
2015-03-17rockchip/rk3288: Fix whitespaceKyösti Mälkki
2015-03-16coreboot: rk3288: Add a stub implementation of the rk3288 SOCjinkun.hong
2015-03-13nyan: Remove broken setup_display() from romstageJulius Werner
2015-03-13coreboot t132: Remove empty function cpu0_config_and_resetFurquan Shaikh
2015-03-13coreboot t132: Stop running AVP at the end of romstageFurquan Shaikh
2015-03-13tegra132: fix Rx FIFO underruns with slower SPI clockAaron Durbin
2015-03-13tegra132: Add Trust Zone register accessAaron Durbin
2015-03-13t132: Add mmu supportFurquan Shaikh
2015-03-13tegra132: Add code to setup chip operations and mem resources.Tom Warren
2015-03-13ryu: Add support for full LPDDR3 SDRAM BCT init via BootROMTom Warren
2015-03-13tegra132: split memory range querying to above/below 4GiBAaron Durbin
2015-03-12storm: allow to override CBFS_SIZE configuration settingVadim Bendebury
2015-03-12t132: handle optional Trust Zone region correctlyAaron Durbin
2015-03-12intel/fsp_baytrail: Add PCI Root Port IRQ RoutingMartin Roth
2015-03-10ACPI: Get S3 resume state from romstage_handoffKyösti Mälkki
2015-03-09broadwell: enable PCIe endpoint CLK power managementKane Chen
2015-03-09coreboot: fix munged license textAaron Durbin
2015-03-07t132: add Kconfig option for MTS microcode directoryAaron Durbin
2015-03-07tegra132: add preboot MTS to bct generationAaron Durbin
2015-03-05tegra132: add support for TZ carve-outAaron Durbin
2015-03-05t132: handle carve-outs for addressable memoryAaron Durbin
2015-03-05t132: Enable cbmem console supportAaron Durbin
2015-03-05t132: bring up 64-bit denver coreAaron Durbin
2015-03-05fsp_baytrail: Add I2C driverWerner Zeh
2015-03-05fsp_baytrail: Add new microcode for Bay Trail MWerner Zeh
2015-03-04coreboot t132: Stack init re-workFurquan Shaikh
2015-03-04t132: kick off core complex after loading MTS microcodeAaron Durbin
2015-03-04t132: load MTS microcodeAaron Durbin
2015-03-04t132: Replace fallback with CONFIG_CBFS_PREFIXMarc Jones
2015-03-04t132: Add shared romstageAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 02:35:25 +0000