summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/acpi.c
AgeCommit message (Expand)Author
2019-11-21nb/sb/cpu: Drop Intel Rangeley supportArthur Heymans
2019-08-21intel/fsp1_0,baytrail,rangeley: Tidy up use of preprocessorKyösti Mälkki
2019-07-13intel/fsp_rangeley: Avoid preprocessor with HAVE_SMI_HANDLERKyösti Mälkki
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-03-01ACPI: Rename FADT model and set it to zeroElyes HAOUAS
2019-02-21ACPI: Correct asl_compiler_revision valueElyes HAOUAS
2019-01-06device: Use pcidev_path_on_root()Kyösti Mälkki
2018-12-30soc/intel: Fix ugly preprocessor macroKyösti Mälkki
2018-11-29arch/acpi.h: Add some update to version 6.2aElyes HAOUAS
2018-08-27update all FADT version 3.0 to use the get tables functionMarc Jones
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-14Revert "Remove FSP Rangeley SOC and mohonpeak board support"Martin Roth
2015-10-03Remove FSP Rangeley SOC and mohonpeak board supportAlexandru Gagniuc
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-10southbridge/intel/fsp_rangeley/ : Spellcheck + Formattingnicky sielicki
2014-07-30southbridge/intel: Add fsp_rangeley supportMartin Roth
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-30 23:22:55 +0000