summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix/early_init.c
AgeCommit message (Expand)Author
2020-06-22sb/intel/i82801ix/early_init.c: Reorder functionsAngel Pons
2020-06-22sb/intel/i82801ix: Rename i82801ix_lpc_decode()Angel Pons
2020-06-12sb/intel/i82801ix: Use PCI bitwise opsAngel Pons
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-04src/southbridge: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2020-01-14sb/intel/common: Declare common smbus_base() and enable_smbus()Kyösti Mälkki
2020-01-14intel/{gm45,x4x},i82801{ix|jx}: Move enable_smbus() callKyösti Mälkki
2019-11-25sb/intel/i82801ix: Update comment on default decoded IO rangesArthur Heymans
2019-10-14sb/intel/i82801ix: Add common code to set up LPC IO decode rangesArthur Heymans
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-01-14sb/intel: Use common RCBA MACROsPeter Lemenkov
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2017-11-23sb/intel/i82801ix: fetch initial timestamp in bootblockArthur Heymans
2016-09-13southbridge/intel/i82801ix: transition away from device_tAntonello Dettori
2016-01-07Correct some common spelling mistakesMartin Roth
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2014-07-08southbridge: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-11-27intel/i82801ix: new southbridge, ICH9Patrick Georgi